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ABSTRACT 
Magneto resistive memories (MRAM) are non-volatile memories which use magnetic 
instead of electrical structures to store data. These memories , apart from being non-
volatile, offer a possibility to achieve densities better than DRAMs and speeds faster 
than SRAMs. MRAMs could potentially replace all computer memory RAM technolo-
gies in use today, leading to future applications like instant-on computers and longer 
battery life for pervasive devices. Such rapid development was made possible due to 
the recent discovery of large magnetoresistance in Spin tunneling junction devices. Spin 
tunneling junctions (ST J) are composite structures consisting of a thin insulating layer 
sandwiched between two magnetic layers. This thesis research is targeted towards these 
spin tunneling junction based Magnetic memories. 
In any memory, some kind of an interface circuit is needed to read the logic states. 
In this thesis, four such circuits are proposed and designed for Magnetic memories 
(MRAM). These circuits interface to the Spin tunneling junctions and act as sense 
amplifiers to read their magnetic states. The physical structure and functional charac-
teristics of these circuits are discussed in this thesis. Mismatch effects on the circuits and 
proper design techniques are also presented. To demonstrate the functionality of these 
interface structures, test circuits were designed and fabricated in TSMC 0.35µ CMOS 
process. Also circuits to characterize the process mismatches were fabricated and tested. 
These results were then used in Matlab programs to aid in design process and to predict 




The field of Magneto-resistive random access memories (MRAM) has experienced 
significant development ever since they were introduced two decades ago [2). Contin-
ued research efforts in this field have helped them compete with the faster and denser 
semiconductor random access memories , making them a potentially attractive solution 
for future memory applications. These memories were initially targeted to replace early 
non-volatile memory technologies like Ferrite cores and Plated wire, because these have 
infinite read/write endurance and need less energy to write, making them a favorable 
solution for even high-speed re-programmable systems. 
Successful working models of magneto-resistive memories have been demonstrated in 
the past [3, 4, 5, 6, 7, 8) using either Anisotropic Magneto-resistance effect (AMR) or 
Giant Magneto-resistance effect (GMR). These memories, even though successful, could 
not compete with the semiconductor RAMs due to slower read speeds. The amount of 
magneto-resistance available was not high enough for successful application (typically 6% 
in GMR, 2% in AMR); resulting in small input signal levels for the sense circuits. This 
resulted in large access times and also degradation in the signal-to-noise ratio. But ever 
since the discovery of Spin tunneling junctions in 1995 [9), application of these devices in 
MRAMs is a great opportunity to compete with contemporary semiconductor memories. 
Spin tunneling junctions are inherently high impedance devices and demonstrated a 
large magneto-resistance effect of nearly 40% in certain cases [10 , 11] . Due to these 
characteristics, MRAMs based on spin tunneling junctions may have comparable input 
signal levels (20m V) on par with semiconductor memory elements; and thus should 
2 
run at comparable speeds. Considerable research activities are being done today in 
the industry to build a successful Spin tunneling junction based }lIRAM to ultimately 
compete with the speeds of SRAM and densities of DRAM. 
Given these physical merits of SDT (Spin dependent tunneling) devices , several sim-
ple memory cell architectures using SDT devices as non-volatile storage can be con-
ceived. In this thesis , four such types of structures are proposed. Test circuits for these 
structures had been designed and fabricated in TSlvfC 0.35µ CMOS technology. The 
behavioral and structural characteristics of the proposed structures will be explained 
and analyzed in detail. And also the various test results for the designed circuits will be 
presented and interpreted. 
1.2 Thesis Organization 
To better understand the complete working of these memory interface circuits , de-
tailed analysis of the SDT devices is essential. Chapter 2 gives an overview of the spin 
tunneling effect and the various types of SDT devices available. The structural details 
and functional characteristics of such devices will be described. Also the special hybrid 
memory structure used in this thesis will be explained in detail. 
Chapter 3 gives the complete details of all the four proposed memory interface cir-
cuits. The design and functionality of these structures will be elaborated. And also the 
merits and shortcomings of each memory structure will be discussed. 
In chapter 4, certain design consideration and process mismatches are introduced. 
Mismatch effects cause huge degradation in the performance of these memory circuits. 
Hence the various types of mismatches present and their effects will be investigated. 
Also mismatch measurement circuits and their test results are explained in detail. 
In Chapter 5, measurement results of all the proposed test structures will be pre-
sented. Wafer level testing setup and test result inferences will be elaborated. Finally, 
the contributions of this research and some future work will be presented as conclusion 
part in chapter 6. 
3 
2 SDT DEVICES 
Spin Dependent Tunneling (SDT) devices are thin film trilayer structures, with two 
ferromagnetic layers sandwiching a nanometer thick non-magnetic insulator layer. This 
chapter gives an overview of the basic composition and functionality of a typical spin 
dependent tunneling device. Also the special type of Hybrid Spin dependent tunneling 
structure used in this thesis will be described in detail. 
2.1 Spin Dependent Tunneling 
Tunneling naturally occurs when a voltage is applied between any two metals sepa-
rated by a thin dielectric and is found to be a linear function of the applied voltage ( the 
relationship is actually exponential in nature. but can be approximated by a linear func-
tion when the applied voltage is small). But when the metals are ferromagnetic , then an 
additional barrier is introduced for the tunneling electrons, and which is spin dependent. 
This phenomenon where the tunneling current is dependent on the spin direction of the 
conducting electrons is known a.s Spin Dependent Tunneling (SDT) effect. 
2.1.1 SDT Effect Overview 
The reason for such spin dependent tunneling is clue to the specific conducting prop-
erties of ferromagnetic (F{\I) films . .-\m· F~l film possesses an inherent magnetic moment, 
caused by unequal filling of ('IH'rg_\· hall(b at t lw Fermi level. Such an imbalance leads 
to a spin polarized c111-r0nt m<'C'h,u1i~111 t hrn11gh t h<'m, causing them to favor electrons of 
one Spin State to anoth<'r Spin St,1tt- S<, dqH'nding upon the electron 's spin direction, 
a F:rvI film can either act ,L"'i a rn11d wt or or ,1:-; illl insulator. This property of the FM 
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films is characterized by a polarization constant , given in equation 2.1 [12]. 
p = n i -n l 
n i +n l 
(2.1) 
where nj are number of carriers with spin up , and nl are number of carriers with spin 
down. Ideally we would like to have 100% polarized materials which exhibit pure digital 
states of electron conduction. But present day FM films have P around 40% rv 50%, 
adequate enough to realize useful devices . 
Thus when two FM films are separated by a thin dielectric , electrons of that spin 
state favored by both films are more likely to tunnel through the barrier while the 
other electrons tend to get stopped. And since magnetic moments of the FM films 
indicate their polarization, we can as well say that the tunneling probability of electrons 
is higher when the two magnetic moments are parallel to each other than when they are 
anti-parallel. This then leads to the spin dependent nature of the tunneling current in 
any SDT structure. 
Spin dependent tunneling devices are current-perpendicular-to-plane (CPP) struc-
tures , meaning the tunneling current is perpendicular to the plane of the ferromagnetic 
films. As explained above and given in figure 2.1 , the tunneling current is observed to be 
a strong function of the difference between the two magnetic moment orientations ( q> ). 
This change in the tunneling current with magnetic moment orientation can be corre-
lated to a macroscopic magneto tunneling resistance , which can be modeled as shown 
in equation 2.2 [13] 
Rap _ 1 = 2 AA 
Rp 1-PiA (2.2) 
where Rp is the junction resistance for parallel alignment of magnetic moments , while 
Rap the resistance for anti parallel alignment , and Pi and A are the spin polarization 
of the two ferromagnetic layers. Note that equat ion 2.2 does not take into account 
many limiting factors like coupling and surface degradation in the FM films , and hence 
represents the maximum resistance obtained in the ideal case. A more practical repre-
sentation of the nominal resistance and the resistance change with respect to ¢ is given 
in equations 2.3 and 2.4 [14) 
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where K 1 and K 2 are material constants and 'S' is the tunneling barrier thickness. 
Tunneling banier~ 
Thickness, S 
Figure 2.1 Tunneling junction resistance as a function of magnetic moment 
orientation 
2.1.2 SDT Structure 
(2.3) 
(2.4) 
The basic structure of a typical spin dependent tunneling device is shown in figure 2.2. 
The ferromagnetic layers are of 10-30 nm thick, while the non-magnetic insulator layer 
is typically 1-2 nm thick. Earlier experiments on spin dependent tunneling [13) , used 
amorphous Ge (100 A thick) or NiO/ Al2O3 (150 A thick) as interface layers, while the 
two ferromagnetic layers were of Co and NiFe respectively. But such structures hardly 
gave 2-4% magneto-resistance change at room temperature and were further reduced 
with any bias voltage applied. Hence these structures did not prove to be any useful 
device. 
But the recent discovery of spin dependent tunneling at room temperatures [9) in 
1995 demonstrated considerable magneto-resistance change of 11.8% at 295 K and 24% 
at 4.2 K. This was tested on a CoFe/ Al2O3 /Co structure, where the alumina barrier 
was grown to 16-18 A thick , while the other two ferromagnetic layers of CoFe/Co were 
of 80 A and 300 A respectively. The increase in ( .6.RR) was attributed to the decrease 
in surface roughness of the ferromagnetic layers , in addition to choosing good tunneling 
barriers. 
Magnetic layer 1 ----. 
Tunneling barrier _.., 





Figure 2.2 Basic structure of a Spin Dependent Tunneling (SDT) device 
Most of the tunneling devices , which are built after this discovery, are based upon the 
same type of structure composition. The tunneling barrier is predominantly alumina, 
with a few variations in the ferromagnetic layers. But nonetheless, the idea was to use 
an insulating material as the non-magnetic layer , to achieve the desired higher resistance 
for the overall structure. 
2.1.3 Spin Valve and Pseudo Spin Valve SDT Devices 
SDT structures, similar to GMR devices , can be classified into two main types -
Spin valve SDT devices and Pseudo Spin Valve SDT devices. Both of these share a 
similar physical structure but are different in their methods of storing data. Spin valve 
devices, consists of a pinned ferromagnetic layer whose magnetic moment is fixed in a 
predetermined direction, while Pseudo spin valve device has both its layers UN-pinned 
(i.e) whose moments are free to rotate. 
Figure 2.3 shows a typical spin valve SDT structure, along with a orthogonal word 
line. The magnetic field produced by the current passing through the word line is used 
for switching the soft layer 's magnetic moment . Thus by varying the word current 's 
direction , we can either align or anti-align the soft layer 's magnetic moment with the hard 
layer's magnetic moment. And thereby vary the tunnel junction's resistance. Figure 2.4 
[15] shows the R-H characteristics of this structure, where the magnetic field produced 
by the word current is represented as X-axis. As shown in the figure , parallel alignment 
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of the magnetic moments results in lower resistance than the anti-parallel alignment. 
The traces in the graph represent the direction of word current variation. Also shown, 
is the Hsat (or) Saturation word field , which is the field required for switching the hard 
layer's magnetic moment. So if we keep increasing the word field above Hsat, both layer 's 
magnetic moments come into alignment resulting again in lower resistance. Thus the 




Figure 2.3 Spin valve tunneling junction structure 
1·--······--------. ·- · ·······~ --- , Free layer 
----+ , Pinnedlayer 
.l:i..,_ 
Word field , H,. 
Figure 2.4 R-H characteristics of spin valve tunneling junction 
Figure 2.5 shows the physical structure of a pseudo spin valve SDT structure. It 
is very similar to a spin valve device except for the absence of an anti-ferromagnetic 
layer. Under the absence of any external magnetic fields , the structure ideally stays in 
its stable state with both moments in anti-parallel or parallel alignment ( refer to figure 
2.5). When current is passed through the word line, a magnetic field is produced which 
may be used to switch one or both of the layer moments . Even though both the layers 
are free to rotate, usually one of the layers is made harder to switch. This difference in 
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the coercitivities is achieved by varying the thickness or composition of the two layers. 
Hence the behavior of a pseudo spin valve is similar to a spin valve device characteristics, 
but we actually have 4 different states during typical operation instead of 2 states as in 
spin valve devices. Figure 2.6( a) and 2.6( c) show, what are called as " major loops'', when 
the word field is changed all the way in one direction. As the word current changes from 
left to right as shown in figure 2.6( a) , the thin film stays in the low resistance state until 
the word field is large enough to overcome the switching threshold of the "softer layer" 
and rotate it to the right. Anti-parallel alignment results in a high resistance-state. As 
the word field keeps increasing, the generated field eventually becomes large enough to 
rotate the moment in the "harder layer" . The moments in both layers are now pointing 
to the right;lower resistance-state is exhibited. For the opposite case, when the word 
field is changing from right to left as indicated in figure 2.6( c) , the same situation as the 
previous case occurs, but the switching fields required are different. 
As shown in figure 2.6(b) and (d) , a different phenomenon occurs when the thin 
film is biased from low-resistance state to high-resistance state. When the word current 
flips the "softer layer" to anti-parallel alignment and then rotates it back to parallel 
alignment, the resistance curve of the thin film does not follow the same low-resistance-
to-high-resistance trace. Instead a hysterisis curve is displayed when the alignment is 
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Figure 2.6 R-H characteristics of pseudo spin valve tunneling junction 
2.2 Hybrid SDT /Magnetic Sandwich Device 
The spin dependent tunneling magneto-resistive structure used for our experiments 
was a hybrid structure pioneered b>· Non-volatile electronics (NVE) corporation , MN , 
USA. Figure 2. 7 ( courtesy off 16}) shows the layer composition of such a structure. It is 
a composite design made up of a spin tunneling junction realized on top of a magnetic 
sandwich. 
2.2.1 Why Hybrid Device? 
Traditionally Magneto-Resistin' random acn,ss memones (MRAM) have been re-
alized using 2-Dimensional (2D) sel(•<·tion approach , where the magnetic elements are 
arranged in a X-Y grid and the hit :--t •!Pct ion is rPalized using two orthogonal word lines. 
Fig 2.8 shows a typical 2D ::\IRA.\I ,lrr,rnge11H·I1t. ('orresponding to any type of magnetic 
memory (AMR, GT\IR. SDT) <'i<'11lt'11t w,<•d. Th( • word lines carry ''half-select" currents , 
meaning the current in one mm! lirn · prod11('( 'S Ji;df the field required to reverse a soft 
Write or Read 
Current 
Read Current 




Figure 2.7 Structure of hybrid SDT /magnetic sandwich device 
layer's magnetic moment. Hence wherever the two word lines intersect , the overall field 
from both word lines will be sufficient to reverse the underneath selected magnetic bit. 
The half field produced elsewhere supposedly should not affect the other magnetic ele-
ments. The main advantage of such a approach is higher density, since we do not need 
extra transistors to select the magnetic bits . 
Selected magnetic bit 
by the 2D word lines 
Figure 2.8 2D selection scheme for the grid-type memory array 
But the 2D approach fails under many circumstances, mainly due to the lack of uni-
formity in magnetic bit's switching thresholds and due to varying disturb characteristics 
of the half-select currents. One solution to this problem is to use a 1D-selection scheme, 
where we use a transistor for each of the magnetic elements to enable bit selection. Fig 
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2.9 ( courtesy of [16}) shows the desired 1D selection scheme. Both reading and writing 
of magnetic bits is accomplished by enabling the select transistor, but varying the mag-
nitude of current through the transistor. Thus even though we still have a 2D array of 
the magnetic elements, the selection of the bits is done using a single access transistor. 
And hence this scheme is called as 1D magnetic selection approach. 
Magnetic Bits -
Figure 2.9 1D selection scheme for magneto-resistive cells 
The limitations of using a normal spin dependent structure in a 1D approach , is due 
to the large amount of required write current '.::.::: 2 - 3mA. There is a potential danger of 
damaging the magnetic bit , when such high currents are conducted through the tunnel 
junction. To overcome this difficulty, we need to separate the writing path of the spin 
tunneling junction from its read path; but still maintain the 1D selection approach to 
limit the number of access transistors. The new structure proposed by NVE promised 
these goals , by using a spin tunneling junction for maintaining high readout signals , but 
a separate magnetic sandwich beneath the tunnel junction for conducting the huge write 
current. And also only a single access transistor is used for enabling the 1D selection 
scheme, as shown in figure 2.7. 
2.2.2 Structure 
The complete detailed structure of magnetic sandwich bit is shown in figure 2.7. The 
bottom 3 layers form the magnetic sandwich used to conduct the large write currents. 
Both the permalloys are UN-pinned, and have their magnetic moments lying across 
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the strip. Under the absence of any external field , the magnetic moments in the two 
permalloys align in anti-parallel direction always. And by passing the write current 
through the stripe we can alter the direction of both the magnetic moments. Having 
both layers as UN-pinned helps in reducing the stray magnetic fields produced by the 
huge write currents. The non-magnetic layer in the sandwich can be a conductor like Cu 
or an insulator like Alumina, but using a good conductor helps increasing the coupling 
of the two permalloys . 
The spin-tunneling junction 1s formed between the top pinned layer and upper 
permalloy layer of the magnetic sandwich. Thus by changing the direction of upper 
permalloy layer's magnetic moment , we can control the amount of tunneling magneto-
resistance by either aligning or by anti-aligning with the pinned layer. The pinned layer 
is a composite structure, realized by sandwiching a thin ruthenium layer by two magnetic 
CoFe layers. And the top CoFe layer in this structure is pinned by an anti ferromagnetic 
layer. Both the Co Fe layers are approximately of the same thickness. Such a structure 
has a strong anti-parallel alignment and thus produces very low stray magnetic fields. 
The tunneling barrier is realized as usual in alumina. 
2.2.3 Behavior 
Writing of this bit is achieved by passing a large write current through the magnetic 
sandwich. The magnetic field produced by this current will be in opposite directions in 
both permalloys, as shown in figure 2.7. Thus it facilitates us to write either a" l" or 
"O", either the top film magnetized to the left and the bottom to the right , both being 
perpendicular to the current direction , or vice versa. Cells on the order of micron width 
were found to need a write current of~ 2.5 - 5mA[l) . 
Reading is accomplished by passing a constant current through the magnetic tunnel 
junction. Thus depending upon the amount of magneto-resistance present , the output 
voltage will be either high or low, a nd when compared to a reference voltage , the logic 
state can be easily detected. This bit structure when connected to a single transistor , 
as shown in figure 2. 7, will then become a single cell in the ID MRAM approach. A 
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Table 2.1 Qualitative comparison of the hybrid structure with other tech-





















separate access transistor is also connected to the tunnel junction to read the sensed 
output voltage. A 40% [1] magneto-resistance had been demonstrated with a lOOmv bias 
voltage across the barrier , thus producing 40mv signal output. The tunneling barrier 
resistance was high enough to limit the tunneling current to around 20µA. Table 2.1 
( courtesy of /1 J ) gives a performance comparison between a traditional PSV (pseudo 
spin valve) cell and a spin tunneling junction (SDT) used in a lD approach, compared 
to that of the hybrid structure. 
From the above table, we can see that the hybrid structure has many advantages 
compared to the other technologies in terms of the speed and manufacturability. The 
only limitation is of the density, because of the bigger size of the hybrid structure. 
However for smaller memories , this limitation is surpassed by the overhead space required 
for the peripheral pads and interface circuits. Hence for smaller density memories , hybrid 
structure has the clear advantage over the others and thus motivated us to use in our 
research. 
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3 IMPLEMENTATION DETAILS 
In any MRAM structure some kind of a sensing mechanism has to be built in order 
to read the state of the magnetic bits and output the respective logic levels. Different 
possible methods of implementing such an interface have been proposed in the past [6, 
8, 16, 1]. In this thesis, we have implemented one particular style of interface mechanism 
using CMOS differential amplifier circuits as the sensing elements. The main focus of 
this chapter would be to explain the detailed design and behavior of all the proposed 
interface circuits. 
3.1 Basic SDT MRAM Sensing Schemes 
There are different mechanisms of sensing the magnetic bits, but we can group most 
of them into three basic categories: 
• Non-destructive 2-Dimensional(2D) readout mechanism 
• Single transistor 1-Dimensional(lD) access mechanism 
• Differential resistor sense amplifier mechanism 
The traditional 2D approach, as mentioned in the previous chapter, consists of an X-
y grid placement of the memory bits. Each memory bit is overlaid with two other word 
lines in an orthogonal fashion, used for both reading and writing purposes. Reading is 
accomplished by passing a low current through the selected spin-tunneling junction and 
by detecting the corresponding voltage change across it . The voltage observed should 
be a linear function of the bit resistance and hence denotes the magnetic bit's state. 
Even though this approach has the highest possible memory density, it suffers from 
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certain limitations. The non-uniformity in the switching fields and disturb sensitivity of 
the memory bits, causes this approach to have very low yields. Moreover , the memory 
states induced due to the half-select write currents are very unstable and might cause 
cell failures in the long run. 
The single transistor lD approach consists of a similar X-Y grid layout but without 
any orthogonal word lines. Each tunneling junction is provided with a single transistor 
acting as the access element. Hence the selection of memory bits is now done using 
a single transistor instead of a complex word line grid. Both reading and writing is 
accomplished by passing the appropriate amount of current through the accessed spin-
tunneling junction. The advantage of such a scheme is the simplicity of its sensing 
mechanism but it comes at a cost of reduction in the density. 
In both the above mentioned methods , the amount of input signal obtained is 
less, thereby limiting the circuit's response speed. Also they require large amount of 
read/write current to operate, leading to higher power consumption. Due to these limi-
tations, both methods are not favored much. For magneto-resistive memories to compete 
with semiconductor memories, the:v should have high speed and low power consumption. 
The third method of differential resistor sense amplifier technique satisfies these require-
ments - by employing differential technique to double the input signal and amplifier 
structures to boost the speed thereb>· reducing the amount of read current required and 
in turn the power consumed. 
Differential resistor sense amplifi0r is similar to a static RAM cell, except that the 
memory elements are now spin turnwliug junctions. Similar to any typical memory sense 
amplifier , a differential signal is r<'q11irecl. In order to provide the necessary input, two 
spin tunneling resistors are empln>Hl a ... c..; the differential input source and also as the 
non-volatile storage uuit. To S(•n·" as the diffrr0ntial signal source, the two resistors 
have to be always in the states that ,rn' opposite to each other; i.e. , one resistor must 
display a high resistance state whil,· tlH' otlH'r low resistance at the same time. This 
differential topolog>· not oril>· hf'lp~ in dn11!Jli11g the signal level but also enhances the 
common mode rejection in the cirrnit . 
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3.2 Circuit Requirements 
Apart from the differential topology, the proposed interface circuits had to meet some 
key requirements due to the usage of spin tunneling junctions : 
• Must protect the spin-tunneling junctions from over voltage. The magneto-resistance 
obtained from a tunnel junction reduces drastically above a certain bias voltage. 
And also applying large voltages across the tunnel junction might cause pin-holes 
in the tunneling barrier thus leading to the complete destruction of magnetic bit. 
Usually this upper limit varies from lOOmV rv l50mV. So the interface circuits 
had to restrict the voltage drop across the spin-tunneling junctions while sensing 
is done. 
• Minimize the effect of Spin tunneling junction's time constant to increase the 
sense speed. And should also have small sense current for reducing the power 
consumption. This will be explained in detail in the next section, where the spin 
tunneling junctions are modeled. 
• Should have minimal external interface and thus should include both the read/write 
circuitry for memory bits. Hence all the interface circuits designed will have an ad-
ditional circuit block meant for writing the SDT magnetic bits into desired memory 
states. 
3.3 Spin Tunneling Junction Modeling 
All the interface circuits designed in this thesis used the special hybrid magnetic 
tunneling device developed by NVE Corporation. The amount of magneto-resistance 
available was 10% rv 40%, and the nominal tunnel junction's resistance-area product 
(RAP) was around 200KO - µm2 . The write current required to properly write the 
magnetic sandwich was around 4mA rv 5mA. 
The tunnel junction's RAP is highly dependent on the uniformity of its tunneling 
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around 100% were assumed for the tunnel junction's resistance. Hence for a nominal 
resistance of 50KO, the resistance variation was assumed to be anywhere from 25KO rv 
lO0KO. Moreover, in order to demonstrate the proof of concept, the interface circuits 
were designed for a broader range of tunneling resistance. Three values of nominal 
resistance were chosen in the range, depending upon the amount of sense current(Jsense) 
required; in order to keep the voltage across the magnetic bits less than 150m V. Also 
the magneto-resistance value (!:::..R) was assumed to vary anywhere from 10% to 40%, 
hence simulations were done at three values of magneto-resistances (!:::..R) of 10%, 25%, 
and 40%. Table 3.1 shows the details of the three cases. 
In order to perform simulations of the interface circuits, we had to model the spin-
tunneling junction. A simple voltage controlled resistor (VCR) was used for modeling 
the tunnel junction's resistance variation. The reason for using a VCR was to facilitate 
changing the state of tunneling junction, with the use of a simple voltage source. By 
doing so , we can easily automate the magnetic bit 's writing process into the simula-
tions. This aspect will be explained in detail later when the simulation environment 
is explained. The magnetic sandwich of the hybrid structure also contributes some 
resistance and hence a simple resistor was used to model it. 
The spin-tunneling junction has an inherent RC time constant due to the presence 
of a parasitic capacitance between the two ferromagnetic layers. This capacitance is the 
major factor in reducing the speed of the tunnel junctions, and hence had to be included 
in simulations for proper results. The value of the parasitic cap is calculated by assuming 
a parallel plate capacitance between the two ferromagnetic layers; calculated using the 
thickness and relative dielectric constant of the insulator layer. A sample calculation is 
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as follows 





where 's' is the thickness of the tunneling junction. For a dielectric thickness of 15A and 
a typical area of lµm2 [17], we get a nominal value of 50fF for the parasitic capacitance. 
Figure 3.1 shows the complete model of the hybrid structure used in our simulations. 
The sandwich resistance was split into two resistors for clarity purposes, and thus does 







Figure 3.1 Simulation model for hybrid magnetic structure 
Since we need differential resistors , we need to write the two hybrid structures in 
opposite manner. This can be accomplished by connecting the magnetic sandwiches 
in either series or in parallel fashion ,as shown in the figure 3.2. But using the series 
connection reduces the amount of complexity, since we now need one single metal line for 
write current pulse. Hence by doing so , a single write current pulse would be sufficient to 
orient the two magnetic structures into differential phase. Also shown in the figure is the 
complete simulation model used for the two magnetic resistors , obtained by connecting 
the sandwich resistor legs of the two individual VCR models . Note that the control 
voltage of the two VCRs would be now in opposite phase, to model the differential 
writing. 
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(i) Series Connection of Magnetic Bits (ii) Parallel Connection of Magnetic Bits 
Write Current Path Write Current Path 
Figure 3.2 Two methods of writing the differential magnetic bits 
3.4 Magnetic Bit Write Circuitry 
Since we wanted our interface circuits be complete, some kind of write circuitry had 
to be included along with the magnetic bits. The function of this control circuitry is to 
direct the word current in the correct direction depending upon the state into which the 
magnetic bits are written. The complete schematic is shown in figure 3.3. The R/W 
signal controls the read or write phase, and has to be low for the write phase to start . 
The WritelO signal controls the Logic state into which the resistors are written. When 
WritelO is high, Rl (left resistor) is written high/low ( depending upon the pinned layer 's 
magnetic moment direction) and R2 ( right resistor) is written low /high respectively and 
vice versa when WritelO is low. Figure 3.4 shows the two phases of the control circuit, 
highlighting the write current direction and the corresponding conducting transistors. 
During read phase, we need to ground the write current path or in other words , the 
magnetic sandwiches of the two hybrid structures. This was done using the three addi-
tional transistors included in the complete write control circuit . Ref node corresponds 




Figure 3.3 Magnetic bit write circuitry 
The circuit was designed to conduct a maximum current of 5mA for worst case 
condition. The nominal value of the sandwich resistance was assumed to vary around 
1000 r-v 2000. Under this assumption, there will be a worst case voltage drop of 2V 
(5mA x 2000) across the magnetic sandwich. Given these specifications, the transis-
tor sizes were appropriately calculated and adjusted for proper functionality. All the 
conducting transistors would be operating in triode region, and are designed to have 





Case (i) : WritelO =logic ' l ' Case (ii): WritelO = logic ' O' 
Figure 3.4 Different writing modes in the magnetic bit write circuitry 
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Shorting transistors , M6,M7& M8 
in the write control circuit. 
3.5 Interface Circuits 





All the interface circuits were designed in TSMC 0.35µ process. In designing the 
interface circuits , two foremost design specifications had to be satisfied for the proper 
functioning of circuits. First , the voltage across the resistors or magnetic tunnel junctions 
should be restricted below 150mv under all conditions and process corners. And second , 
the output voltages should come to correct logic level depending upon the state of the 
magnetic bits. The difference in the various interface circuits described here lies in the 
manner we meet these two specifications . Hence in explaining the interface circuits , 
more stress will be laid on these two design aspects. Moreover , in all these designs , bit 
write circuitry was also included for completeness in the simulation. 
3.5.1 Interface Circuit-I 
Figure 3.5 shows the complete schematic of this interface circuit. The design was 
done for all the ranges of magnetic resistance and hence according to table 3.1 three dif-
ferent schematics were constructed. The following sections explain in detail the complete 
construction and functionality of this interface circuit 
3.5.1.1 Structure 
The first design requirement was met by using a constant bias circuit to restrict the 
voltage across the magnetic bits. The transistors {M8, M9} and resistor {biasR} (refer 
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Figure 3.5 Schematic of interface circuit-I 
to figure 3.5) form the complete bias circuit. It is based on the principles of replica 
biasing, since the bias leg is a replica of the NMOS path {M4, M2, magnetic resistor 
R2} in the interface circuit. Thus by having a replica, if we can restrict the voltage 
across the bias resistor , then the voltage across the other two resistors (or) magnetic 
tunnel junctions is also restricted. 
The bias circuit used, in a sense is not a " true" replica bias configuration, since we 
did not use a magnetic resistor in the bias leg. Instead a polysilicon resistance was used 
for realizing the same. The reason for doing so was that the variations in the Resistance-
area product of the magnetic tunnel junction are expected to be huge and greater than 
the process variations in the poly resistance. Since the bias resistor is the determining 
factor in restricting the voltage across tunnel junctions, it is preferred not to have large 
process variations in this resistor . Moreover , the bias resistance was designed to be a 
nominal average of the two differential resistors. Since the hybrid structure can be either 
in high resistance state or low resistance state, it is difficult to realize an average value 
using a single hybrid magnetic resistor. Nonetheless the underlying concept is the same; 
whether we use a poly resistor or a magnetic resistor for biasing. Hence by restricting 
the voltage across the poly resistor below 150m V under all conditions, we could ensure 
23 
the correct working of the magnetic bits . 
The second requirement of correct logic state sensing was done using a PMOS current 
mirror formed by transistors {M5, M6}. The current mirror configuration acts as a 
high gain amplifier to any current difference between the two legs. Hence the current 
difference induced by the differential magnetic resistors, gets amplified by the current 
mirror and is reflected in the outputs { Out 1 , Out2 } as proper logic levels. Simulations 
were performed under all process corners , verifying the above two requirements. 
The transistors {Ml, M2} are enable transistors controlled by the" RWen" (Read/Write 
Enable) signal. These transistors serve two purposes: 
- To disconnect the interface circuit during writing of the magnetic bits , in order to 
avoid wrong logic states to be latched at the output. 
- To serve as an aid in reducing the voltage spikes on the magnetic tunneling junc-
tions during writing of the bit. This can be explained by looking at figure 3.6, 
where the magnetic tunneling resistor is shown along with its parasitic cap and 
also the Cgs cap of the enabling transistor. When the write current pulse is intro-
duced , due to the series connection of the two parasitic caps, most of the voltage 
gets dropped across the smaller Cgs cap instead of the other capacitance, as calcu-
lated in the figure. If these enable transistors had not been there , the entire voltage 
spikes would have appeared across the magnetic tunnel junction. And since these 
voltages ( 1 V rv 2V) are much larger than 150m V, the tunnel junction could 
have easily been destroyed. Hence by including these enable transistors , we were 
able to protect the magnetic tunneling junctions from over voltage spikes. 
Apart from all these , extra buffers are added to the interface circuit outputs , in order 
to get the full rail-to-rail swing. The extra PT\IOS transistor M7 was added to correct 
one inherent problem of this interfacr circuit. and will be explained later. But the main 







Figure 3.6 Reduction of voltage spikes across the tunnel junction 
3.5.1.2 Functionality 
The working of this interface circuit can be explained by considering the interaction 
between the top PMOS and bottom NMOS current paths of the circuit. Since equal 
bias voltage is applied to the two NMOS paths: a difference in the NMOS currents is 
introduced due to the differential resistor configuration. And since the PMOS current 
mirror section tries to keep equal current in the two legs , an imbalance occurs between 
the pull-up and pull-down currents at the output nodes. This current imbalance then 
helps in bringing the output nodes to the correct potential reflecting the magnetic bit 's 
states. 
Now consider the case where R2(right resistor) 2: Rl(left resistor) [refer to figure3.5]. 
Since equal bias voltage is being applied on both resistors, the current through R2 be-
comes lesser than through Rl. But due to the current mirror configuration of M5 & M6, 
the current through M6 is made equal to the current through Rl [which is the same 
as through M5]. This then leads to the situation, where instantaneously the pull up 
current through M6 will become greater than the pull down current through R2, causing 
the Out2 node to be brought towards vdd. Thus the Out2 node is made to reflect the 
correct state of the magnetic bits. The vice versa situation of Rl 2: R2 is also based 
on similar lines , but in which case the Out2 node will then be brought down towards 
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ground potential. 
Even though we have two output nodes, Out2 is the true output when compared to 
Out1 [refer to figure 3.5] node. Since M5 is diode-connected, the Vis(= ½h + v;at) drop is 
higher on M5 compared to the Vis drop of M6. Hence the voltage swing obtained from 
the Out2 node is higher than that obtained from the Out1 node, making it sufficient 
enough to dictate the proper logic functionality. Therefore, only Out2 node is to be 
tested for determining the working of this interface circuit. But note that output buffers 
were added to both the output nodes, to maintain symmetry in the circuit. 
Figure 3. 7 shows the simulation results proving the proper working of this interface 
circuit. As can be seen from the figure, the SDT bits are flipped alternatively by the 
write0l signal and the output node Out2 reflects this state correctly. 
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Figure 3. 7 Simulation results of interface circuit-I 
Table 3.3 
Device ID 
Ml , M2, M9 




Device sizes used in interface circuit-I 
Design Size (W /L) 
0.5µ/0.5µ 
0.5µ/0.5µ 
0.5µ/ 4µ(! or Bias resistance = 25KD, 
75KD), 0.5µ/8µ(f or 200KD) 
0.5µ/0.5µ 
3.5.1.3 Design Considerations 
There were a couple of design considerations that had to be taken care of: 
• Addition of the PMOS transistor M'l: As said before, it is used to drive the final 
outputs into correct state while writing of the magnetic bits. At the start of the 
write phase, the magnetic resistors are cut off from the interface circuit. Hence, 
in the absence of M7, the output nodes are pulled up towards V dd ( due to larger 
PMOS currents) and due to the finite charging time of the nodes , the output 
voltages come into intermediate logic levels. In order to avoid these indeterminate 
logic levels , M7 was added to act as strong pull-up path for the output nodes . 
Hence it was added to the true output node Out2 and controlled by the RWen 
signal. Thus the Out2 node is pulled up to V dd logic level when in writing phase 
and the intermediate unknown logic levels are avoided. 
• Layout Considerations: All the transistors are of minimum size width/length in 
the interface circuit except for the PMOS current mirror transistors. Guard rings 
were added wherever possible to prevent latch-up formation and also to isolate 
the bias resistance from any digital switching noise. The layouts of this interface 
circuit along with the bit write circuitry is given in Appendix-A. 
The final design parameters of this interface circuit once all the design considerations 
were taken into account , is shown in table 3.3 
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3.5.1.4 Merits & Shortcomings 
The main attractions of this kind of memory interface circuit are: 
• It is very simple. It does not involve any separate pre-charge or reset phase as in 
traditional memory sense amplifiers. These can also be used as fuse replacement 
circuits or shadow memories that are only occassionally changed to variations on 
a D Flip-flop that must be quickly writable and readable. 
• Due to its simple operation, the control logic involved in usmg these interface 
circuits in MRAMs is reduced. Thus making this interface circuit a very viable 
solution to traditional MRAM sensing methods. 
But there are certain limitations to the performance of this interface circuit: 
• Static power dissipation is pn~sent due to the constant bias circuit , when the 
interface circuit is active or in sense phase. 
• The Cgs capacitance of the PM OS current mirror transistors is large and hence 
may load the output nodes. This can cause a potential reduction in the sensing 
speed of this interface circuit , by increasing the delay in the post-buffer output 
transitions. 
• Mismatch in the NMOS transistors {M3, M4} can cause an error in the output 
logic states. But due to the large resistance ( 50KD - 150KD) and magneto-
resistance ( 20%-40%) of the tunneling junctions, hopefully the mismatch effect 
in the threshold voltage should not affect the working of the interface circuit . 
3.5.2 Interface Circuit-II 
Figure 3.8 shows the complete schematic of interface circuit II. Here too , the schemat-








Schematic of interface circuit-II 
The principles of design are very similar to the previous interface circuit , except for a 
variation in the sensing method. We use the same replica biasing scheme, as used in the 
first interface circuit , to restrict the voltages across magnetic tunnel junctions. Hence 
the transistor sizes used in the bias path are the same as previously designed. 
The second requirement of correct logic state sensing is achieved through a combi-
nation of differential current mode sense amplifier and a latch. The two cross-coupled 
PMOS transistors {M5, M6} serve the dual purposes. At the start of the sensing phase , 
these cr_oss coupled pair act as a high gain amplifier , amplifying any current difference 
between the two legs. Once the difference in the two output nodes achieves a particular 
voltage level, the positive feedback kicks in and causes the two nodes to reach absolute 
voltage levels of V dd and ground. Simulations were performed under all process corners , 
verifying the above two requirements. 
An additional PMOS switch {M7} is included in this interface circuit , to help regen-
erate the correct logic levels in each read cycle. The purpose of this switch is to short 
both the output nodes together and thus induce a current difference between the two 
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legs. This way, we make sure the previous state is removed and also help in sensing the 
correct logic states. Selection of this switch size needs careful attention in order to make 
the interface circuit work properly, and will be explained in detail in a later section. 
And similar to the first interface circuit , Read/Write Enable transistors {M3, M4} and 
output buffers were also added. 
3.5.2.2 Functionality 
The sensing scheme of this interface circuit involves two phases 
Reset Phase: This is the first phase , in which the two output nodes { Out 1 , Out2 } 
are shorted together by turning the reset transistor {M7} ON. This is done to remove 
any previously latched states of the circuit , by bringing the two output nodes to near 
potentials. After which, the data in the magnetic tunnel junctions is accessed. This 
phase is similar to the pre-charge phase in any traditional memory sense amplifier. 
As explained previously, the differential resistor configuration causes an imbalance 
between the pull-up and pull-down currents at the two output nodes. The current 
flowing in the larger resistance film will be smaller than the current flowing in the 
smaller resistance film. As a result , the pull-down currents differ from each other while 
the pull-up currents remain same in both legs, causing the difference current (6.I) to 
flow through the reset switch to compensate the imbalance. The reset switch is turned 
on for sufficient time till the previous states are removed and the two output nodes settle 
at near potentials. 
Latch Phase: This phase is started when the reset transistor is turned OFF, and 
{M5, M6} then act as a high-gain positive feedback amplifier. Due to the positive 
feedback, the impedance looking into the source terminals of either M5 or M6 is a 
negative resistance , causing both the transistors to source a difference current ( 6.I) 
through them. This difference current flows through the small equivalent capacitance 
at the drains of M5 and i\16 , gi\·i11g ri se to 6 V across the output nodes. The initial 
trajectory for the magnitude of the rnltage difference between the drains of M5 and M6 
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is given approximately by 
where Cd is the total capacitance at the drain node of M5 or M6. This trajectory is 
followed for a short time, and then the resulting differential voltage at sense amplifier's 
outputs is rapidly amplified by the positive feedback present 1n the latch, driving Vout+ 
high and Vout- low for the case of positive fl!. 
Figure 3.9 show the simulation results proving the proper working of this interface 
circuit. As can be seen from the figure, the SDT bits are flipped alter1:1atively by the 
write0l signal and the output nodes Out1 & Out2 reflects this state correctly. 
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Figure 3.9 Simulation results of interface circuit-II 
31 
3.5.2.3 Design Considerations 
There were a couple of design considerations that had to be taken care of: 
• Selection of a PMOS reset switch: The maximum amount of current flowing 
through the magnetic tunneling junctions is rv 3µA. For minimum sized cross-
coupled PMOS transistors , the amount of V98 needed to conduct 3µA of Id is 
given as 
µpCox W ( )2 - 2- X L X V gs - Vth = 3 µA 
For (W /L) = 1 and µpCax = 88µA/v2 
44 X 1 X ( Vg s - Vth) 2 = 3 
V98 1 V (3.2) 
Thus the two output nodes are around ( vdd - 1 v ). Given this condition, the 
amount of V98 available for the reset switch will be higher for a PMOS transistor 
(vgsp rv vout - 0) than a NivIOS transistor (vgsn rv vdd - vout). Since the reset 
switch has to bring both the output nodes to near potentials, it acts as a Pass 
transistor transmitting the voltage at the high output node to the lovv output 
node . Moreover a PMOS pass t ransistor is stronger in transmitting high voltage 
levels compared to a NivIOS pass transistor which is stronger in transmitting low 
voltage levels [18]. Thus the reset switch was realized using a PMOS transistor. 
• Choosing the PMOS reset switch { M7} size: There are two conditions which have 
to be met , before we select the proper reset switch size: 
- When the reset switch is open; the loop gain should be greater than unity 
(T » 1) to start the po~itive feedback regeneration. 
- When the reset switch is closed , loop gain has to be less than unity (T « 1) 
to remove the previousl~· lat ch eel state. If the loop gain is still greater than 
one, the positive feedback \\·ill be strong and thus will make the latched state 
hard to remove. 
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The reset switch acts a linear resistor between the two output nodes. If the re-
sistance is high (i.e. small W /L size) then we will have bigger Vout · This leads 
to one of the PMOS transistors being not knocked out from its Cut-off State and 
hence the previous latched state is not removed. If the resistance is small (i .e. big 
W /L size) , the two output nodes are at nearly equal potentials. But then we will 
have a smaller V out and thus regeneration takes longer time. Hence we have to 
choose an appropriate W /L size which is small but is sufficient enough to reduce 
the regeneration time. Several loop gain simulations were performed to verify the 
above concept before selecting the appropriate reset switch size. 
• Layout Considerations: This interface circuit has the least area, since all the tran-
sistors are of minimum size width/length (0.5µ/0.5µ). Guard rings were added 
wherever possible to prevent latch-up formation and also to isolate the bias resis-
tance from any digital switching noise. The layouts of this interface circuit along 
with the bit write circuitry is given in Appendix-A. 
3.5.2.4 Merits & Shortcomings 
The main attractions of this kind of memory interface circuit are: 
• It is much faster than the previous interface circuit , because of the positive regen-
eration available in the sense amplifier. And also due to the minimum sized PMOS 
transistors , capacitive loading on the output nodes was reduced. 
• The output voltage swing obtained in this interface circuit is higher due to the 
latch operation. And this enabled us to use smaller sizes for the output buffers. 
But there are certain limitations to the performance of this interface circuit: 
• Static power dissipation is present when the interface circuit is active or in sense 
phase. 
• It needs a separate reset phase and hence the control circuitry involved is higher. 
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• Mismatch in the NMOS transistors {M3, M4} can cause an error in the output 
logic states. But due to the large resistance ( 50KD - l50KD) and magneto-
resistance ( 20%- 40%) of the tunneling junctions, hopefully the mismatch effect 
in the threshold voltage should not affect the working of the interface circuit. 
3.5.3 Interface Circuit-III 
The complete schematic of this interface circuit is given in figure 3.10. Here too , 
schematics were designed for three ranges of magnetic resistance , as given in table 3.1. 
Figure 3.10 Schematic of interface circuit-III 
3.5.3.1 Structure 
The design of this interface circuit is similar to interface circuit-II except that it 
employs cross coupled inverters and does not have a constant bias circuit. The first 
design requirement of restricting the voltage transients on the magnetic tunnel junctions 
is accomplished by using two shorting transistors {M8, M9}. These transistors are 
heavily biased in the linear region and provide a low impedance path from the sources 
of {~'13, M4} to ground. Hence most of the inverter "short-circuit" [18] current passes 
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through them and reduces the voltage drop across their drains (Vds)- And since Vds of 
these transistors decides the voltage drop across the tunnel junctions, we can restrict 
both the current and voltage transients across the tunnel junctions. 
The second design requirement of current logic state sensing is done using the cross 
coupled inverters. These inverters form a positive feedback amplifier able to regenerate 
the current difference between the two legs into full logic levels. The configuration 
is similar to interface circuit II , wherein we have a combination of differential current 
mode sense amplifier and a latch. Detailed explanation of the working principles will be 
explained in later sections. The cross coupled inverters are formed from the transistors 
{ (M3, M5) , (M4, M6)}. 
Here too we use a reset switch formed out of NMOS transistor {M7}. This helps in 
the correct regeneration of the output logic and comes into action in the first phase of 
sensmg. 
3.5.3.2 Functionality 
Similar to interface circuit II , we have two phases in the sensing procedure. 
Reset Phase: In this phase , the reset switch {M7} is turned ON and the two outputs 
{ Out1 , Out2 } are brought to near potentials. Due to the differential topology, there will 
be a current imbalance between the two legs. This difference current would then flow 
through the reset switch to compensate for the current imbalance. Note that the shorting 
transistors are always ON, and hence most of the current will be flowing through them. 
Hence the voltage across the tunnel junctions is restricted but is sufficient enough to 
generate substantial current difference in the legs. 
Latch Phase: This phase is started when the reset switch M7 is turned OFF and the 
two inverters come into positive feedback configuration. Due to the positive feedback, 
the small amount of initial current difference will start the regeneration and cause the 
outputs to reach correct logic levels. All these while, the shorting transistors present 
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Figure 3.11 Simulation results of interface circuit-III 
Figure 3.11 show the simulation results proving the proper working of this interface 
circuit. As can be seen from the figure, the SDT bits are flipped alternatively by the 
write0l signal and the output nodes Out1 & Out2 reflects this state correctly. 
3.5.3.3 Design Considerations 
There were a couple of design considerations that had to be taken care of: 
• Selection of a reset switch size: As explained previously, the reset switch is needed 
to remove any previously latched state. And for that to happen, the loop gain of 
the circuit should be less than 1 when the reset switch is ON. Hence numerous 
loop gain simulations were performed, to verify the above requirement and also the 
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correct circuit functionality. An appropriate reset switch size was chosen which 
had maximum Vaut and gave the least regeneration time. 
• Separate enable signals for { Ml, M2}: These transistors are the read/write enable 
transistors: used for either connecting or disconnecting the tunnel junctions from 
the interface circuit. Previously, we used the same " Rwen" signal to control both 
the write circuitry and the enable transistors. But in this interface circuit , a 
separate signal had to be used for these transistors in order to reduce the voltage 
transients across the tunnel junctions. The relation between the new RW enl and 
RW en signals is given below in figure 3.12. As shown these transistors are turned 
off prior to start of writing phase and turned on later than the end of writing phase. 
This way, the transients introduced by parasitic capacitance of these transistors is 
reduced. The layouts of this interface circuit along with the bit write circuitry is 











Figure 3.12 Relation between the RWen and RWenl signals 
3.5.3.4 Merits & Shortcomings 
The main attractions of this kind of memory interface circuit are: 
• No Static Power dissipatiou is present in this circuit. Hence it consumes much 
lesser power compared to the other two iuterface circuits. 
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• It is much faster compared to the other two interface circuits , due to the presence 
of cross-coupled inverters. The initial differential current gain obtained from this 
cross-coupled inverter configuration is much higher compared to the cross-coupled 
PMOS transistors in interface circuit II. 
• No Additional Bias circuit needed. Hence even though we have more number of 
transistors in this interface circuit , the overall area is much less compared to the 
previous two interface circuits. This reduction is due to the absence of the huge 
poly bias resistor. Hence it is a favorable solution to memory sense-circuitry 's 
penalty in case of high density MRAMs. 
• Full range of output voltage swing is obtained in this interface circuit due to the 
actual latch operation. And this enabled us to use smaller sizes for the output 
buffers. 
• An interesting variation of this circuit , is to use this as a modified 6T SRAM cell 
that may be read and written as a conventional CMOS memory cell. But at the 
same time, also contains SDT shadow memory that may be read at any time by 
engaging the shorting transistor. 
But there are certain limitations to the performance of this interface circuit : 
• Circuit sensitivity to Mismatch is higher and hence probability of failure is quite 
substantial. Mismatch in these shorting transistors may cause degradation in the 
amount of differential current available from the circuit and may even cause failure 
of the magnetic bits , in case the voltage transients exceed the maximum tolerance. 
Hence care must be taken to reduce the mismatch effects from these shorting 
transistors. 
3.5.4 Interface Circuit-IV 
These interface circuits are variants of the first two interface circuits. Figure 3.13 
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Figure 3.13 Schematic of interface circuit-IV - case 1 
As seen in these figures , the only variation in this interface circuit design as compared 
to their alternates is in the bias configuration. Here we use true replica biasing scheme 
by employing magnetic tunnel junctions as the bias resistor. 
3.5.4.1 Structure 
The structure of these interface circuits is identical to the first two interface circuits , 
except for variations in the bias scheme used. The bias string is realized by using 
magnetic tunnel junctions in place of poly resistors . Hence true replica biasing scheme 
is realized, since the bias leg is an exact replica of the NMOS path in the sense amplifier. 
The reason behind such scheme is to replicate the variations of the magnetic memory 
bits in the bias resistor too. By doing so, if we can restrict the voltage on the magnetic 
bias resistor under all conditions, we will be able to restrict the voltage transients on 
the memory bits as well. Thus the bias string can follow the process variations induced 
in the memory bits and ensure correct operation of the bits. 
However , a problem with this biasing scheme is to decide the value of the bias resistor. 
One possible solution is to choose an average of the two differential magnetic resistors. 
But in our scheme, we fixed the bias resistor to be equal to either of the differential 
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Figure 3.14 Schematic of interface circuit-IV - case 2 
resistor value, still able to restrict the voltage transients on the actual memory resistor 
bits. And also we can write the bias resistor into either of the differential state using its 
dedicated bit write circuitry. Thus, we can realize the bias resistor as either HIGH or 
LOW resistance , and thereby control the voltage transients on the magnetic bits. 
The rest of the circuitry consisting of sense amplifier and output stages is identical 
to their alternatives. Refer to sections 3.5.1.1 and 3.5.2.1 for the detailed explanation. 
3.5.4.2 Functionality 
The working principles of these interface circuits are identical to the first two interface 
circuits, the details of which can be read in those respective sections. One key aspect 
of this interface circuit is its provision for two different biasing schemes. Figure 3.15 
shows the two types of bias connections available in this circuit. Three separate pads 
{ latch_bias , ]bias, BiasR} are added to the bias network, which enable us to use an 
external amplifier to realize a gain boosted structure or connect the NMOS transistor 
MS in the traditional diode connected configuration. 
The advantage of a gain-boosted structure is that it helps in precisely controlling 
the voltage transients across the magnetic differential resistors and keeps them under a 










Gain Boosted Structure 
Figure 3.15 The different bias configurations in interface circuit-IV 
known reference voltage. This is possible due to the negative feedback and the high open 
loop gain of external amplifier. In such a configuration the BiasR node voltage gets fixed 
almost near to Vref. And that voltage is maintained at the same level , by controlling the 
gate voltage of M8 to take care of any variation in the circuit conditions. Hence if we can 
provide an external stable bias voltage Vref lesser than the maximum allowable voltage 
drop across the magnetic tunnel junction, then the design requirement of restricting the 
voltage transients on the magnetic bits is guaranteed under all circuit conditions. The 
external amplifier can typically be realized using high gain IC741 op-amps. Figure 3.15 
shows such a connection using IC741 op-amp part. Note that the V98 drop of{M8} fixes 
the bias current and hence a resistor is used for connecting the drain of {M8} to V dd. 
Also a special enable signal BI AS_EN is used for controlling the {M9} switch , 
to disconnect the bias network while writing the bias resistor. A bit write circuitry 
is dedicated for the bias magnetic resistor , to be able to write into either HIGH or 
LOW resistance states. This way, we can control the voltage transients across the two 
differential magnetic bits appropriately. 
There are no special design requirements for these interface circuits apart from those 
mentioned in the first two interface circuit sections. Apart from its main attraction of 
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gain boosted structure there are no added advantages. Care must be taken to prevent any 
possible pad induced oscillations. Moreover we need more write circuitry involved in this 
interface circuit, making it less favorable under density criterion. Refer to Appendix-A 
for the layouts of these circuits. 
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4 MISMATCH AND DESIGN CONSIDERATIONS 
Mismatch plays a significant role in determining the proper functionality of the de-
signed interface circuits. It degrades the available input signal for sense amplifiers and 
might even cause the failure of interface circuits. Hence care must be taken during the 
design phase by accounting for a finite mismatch. There are two principal sources of 
mismatch in our designs - the differential resistor pair and the MOSFETs. The following 
sections would give the complete details of these two mismatch sources and how they 
affect the functionality of our designed interface circuits. 
4.1 SDT Resistor Mismatch 
When there is a resistance mismatch, the resistance difference produced by a pair 
of differential films is enhanced in one state and degraded in other. If a perfect sensing 
amplifier is provided, then the available resistance mismatch should be smaller than 
the maximum resistance change in order for the interface circuits to function correctly. 
Moreover this also indirectly affects the speed of the interface circuit, since the obtained 
differential resistance determines the available input signal level for the sense amplifier. 
Such a mismatch effect can be lumped into the SDT ratio formula [19] and will reflect 
as a reduction in the effective SDT ratio. 
The new nominal resistance of the differential pair is defined as the average resistance 
of the two-mismatched resistors , R 1 a11d R 2 , at the nominal condition as given in equation 
( 4.1). The resistance difference is the minimum difference produced between the two 
resistors and equation ( 4.2) gives us the worst case condition. The effective SDT ratio 
is then given in equation ( 4.3) , as the ratio of the change in resistance to the effective 
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nominal resistance. As seen from the equation , any amount of mismatch reduces the 
effective magneto-resistivity obtained. 
R 
_ RN1 + RN2 
Neff - 2 
( 4.1) 
.6Ref f = M f N { R1 , R2}@high_resistance_state - lvf AX { R1 , R2} @low_resistance..stad 4.2) 
.6R 
Effective Ratio of resistance change= R eff ( 4.3) 
Neff 
The sensitivity to .6R of the interface circuits is high due to the other mismatches 
present in their designs. Hence a minimum amount of SDT ratio is needed for the 
interface circuits to work properly. And thus , from the above equations , a considerable 
reduction in the effective SDT ratio might even lead to the failure of the interface circuits. 
4.2 Transistor Mismatch 
The principal mismatch contributing factors in a MOSFET can be grouped into two 
main categories - threshold voltage mismatch(½h) and transconductance(,6) mismatch. 
Even though the sources of these mismatches are different , they more or less follow 
the same trend. A lot of research had been done in the past [20, 21 , 22], and well 
characterized equations have been formulated for describing such statistical variations. 
Equations ( 4.4, 4.5) show the model for characterizing a parameter 's mismatch through 
its standard deviation. 
( 4.4) 
(4.5) 
where W and L are transistor 's width and length, and D is the distance between two such 
identical transistors . The two terms in the equation denote the two distinct physical 
causes of a parameter 's mismatch. The SD term denotes a systematic deviation in 
the parameter 's value , caused due to known gradients present on a wafer. Since it is 
dependent on the wafer gradients, such mismatch effects are proportional to the distance 
between the two mismatched transistors. But such gradients can be compensated by 
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special layout techniques like inter-digitation and common centroid layouts. And also the 
advancements in present day wafer technologies have reduced the amount of gradients 
present. Hence, such mismatches would be negligible for transistors placed at near 
distances and thus will be neglected in further analysis. 
Random mismatch, on the other hand, is caused due to noise like perturbations in 
the device 's parameters along a die. These mismatches due to their random nature , 
cannot be reduced by any standard techniques , and should not be neglected. As shown 
in the equations, the amount of mismatch produced in a transistor pair is less for larger 
area transistors. Therefore a design trade off arises for choosing the appropriate size of 
our MOSFETs in interface circuits , which yield comparable performance with tolerable 
mismatch. 
The matching of each transistor pair is very critical since the circuits have been 
designed to process small input signals. A slight amount of variation can lead the circuits 
to latch into wrong state. To help understand the impact of transistor mismatch, the 
functional behavior of all interface circuits are investigated under mismatch conditions 
4.2.1 Interface Circuit-I 
The main sources of error in this circuit are the mismatches in bias transistors , M3 
and M4. Both types of transistor mismatches - threshold voltage (CT~ vth) and transcon-
ductance ( CT ~ /3 / /3 ) can have an significant affect on latch functionality. But apparently 
threshold voltage mismatch plays a dominant role and hence will be considered first . 
Figure 4.1 shows the interface circuit 's pull down path under normal operating condi-
tions. The pull down path 's purpose is to introduce an initial current imbalance (6.JN ), 
which can then be amplified by the high-gain PMOS current mirror. Ideally, the initial 
current imbalance (6.JN) introduced is determined solely by SDT's differential resis-
tance. But under the presence of threshold voltage mismatch, this differential current 
signal can be reduced and might even reverse its direction causing the circuit to latch 
into wrong state. Equation ( 4. 7) gives the condition when the latch starts to fail. 6. VrN 
represents the threshold voltage difference between the two bias transistors. As indicated 
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in the equation, the latch will fail when the initial current difference ( !::1IN) is zero even 
under the presence of a finite differential SDT resistance. This is caused by the equal 
excess voltages (V;at) of the two bias transistors even when their gate voltages (V98 ) 
are different, as shown in equation ( 4.6). Since MOSFET's saturation current (Itt) is 
determined by its excess voltage, the two bias transistors conduct equal current even 
when there is a finite SDT resistor difference. 
Vgs3 =/:- Vgs4 1 but Vgs3 - VrN3 
1::1 VrN 
IR1 = IR2 = IN and ½ias 
½s3 - Vg s4 
1::1 VrN 
½s4 - VTN4 
Vg 8 3 - V984 ; if VrN3 2 VrN4 
INRl + Vgs3 = INR2 + ½s4 
IN(R2 - R1) = IN(!::1RN) 
IN(!::1RN )( from eqn4.6) 
(4.6) 
(4.7) 
Note that , in both equations, currents through the SDT resistors are replaced by an equal 
nominal current IN. Equation ( 4. 7) also gives an estimate of the minimum nominal latch 
current IN, for a given threshold voltage mismatch ( 1::1 VrN) and a given SDT magneto-
resistance (!::1RN ). Choosing a bias current greater than this minimum value (IN), 
helps the input signal (JN.!::1RN) to overcome the threshold mismatch (/::1 VrN ). Hence 
by considering a finite mismatch during the design phase, helps us choose proper bias 
conditions for ensuring the correct functionality of our interface circuit . 
To verify the above theory, simulations were done with threshold voltage mismatch 
introduced between the two bias transistors. Figure 4.2 shows the method in which a 
de voltage source is put in series with one of the transistor 's gate , thereby simulating a 
mismatch in threshold voltages. 
From the given design parameters, wherein IN = 3µA and RN = 25KD. , we get 
the maximum threshold voltage mismatch for a MR of 20% to be equal to , 1::1 VrN = 
IN x !:).RN = 3µA x (0.2 x 25KD.) = 15mv. The interface circuit should function 
properly as long as the de voltage value introduced between the gates is less than 15mv. 
Figure 4.3 shows the simulation results for a threshold voltage mismatch of 15mv, which 
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Figure 4.1 NMOS bias path under normal operating conditions 
4.4 proves that 15mv is the maximum threshold voltage mismatch that interface circuit-I 
can handle - as the simulations fail for a value of 20mv. 
Similarly, if we have a transconductance factor mismatch , the interface circuit will 
fail if the two pull down currents are identical even when there is a SDT resistance 
difference. Thus, this mismatch creates a similar condition of offsetting the initial current 
difference introduced by the differential resistors. Modeling the two bias transistors's 
transconductance factors as (f3Nn + 6. f3n/ 2) and (f3Nn - 6. f3n /2) , equation ( 4.8) [19) shows 
the maximum tolerable mismatch allowed for this interface circuit to function correctly. 
Similar to the threshold voltage mismatch equation shown previously( equation 4. 7) , 
6. f3n is linearly proportional to the input resistance. Besides that , 6. /3n is also linearly 
proportional to the ½ias of the transistors. As a result , larger input resistance and 
biasing voltage can reduce the effect of the transconductance factor mismatch. 




6. /3n 2 (f3N - -
2
-)(Vgs4 - Vr4 ) 
2IN6.RN 
(½ias - Vr - INR N) 
f3N(½ias - INRN - VrN )!:::,.R ( 4.8) 
The top PMOS current mirror transistors may also have some mismatch and might 
affect the working of interface circuit . But these transistors had been designed with 
M3 
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For the case R 1 < R2 
Figure 4.2 Method for simulating threshold voltage mismatch 
large gate lengths. And according to equations (4.4) and (4.5) transistors with larger 
effective areas tend to show lesser mismatch effects. Therefore, the mismatch effects of 
these two transistors are neglected from our analysis. 
4.2.2 Interface Circuit-II 
The mismatch effects of this interface circuit can be studied by observing the amount 
of error current introduced in the reset switch path. Ideally, the differential SDT re-
sistance creates a current imbalance in the circuit , which then flows through the reset 
switch during precharge phase. But under the presence of any mismatch, there can be a 
undesirable error current introduced in the same reset path to upset the signal current 
(fl!). The interface circuit will function correctly until a point where this error current 
starts to dominate the signal current leading to functional failure. 
The mismatch error current can be produced both by the NMOS bias transistors 
and the cross-coupled PMOS transistors. First let us consider the pull-down NMOS 
bias path. Since this part of the circuit is similar to the bias path in interface circuit 
I, the same analysis of the previous section can be applied here too. Figure 4.5 shows 
the pull down section of the interface circuit during the precharge phase. The dotted 
line in the figure represents the connection introduced by the reset switch. As shown in 
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Figure 4.3 Simulation results of interface circuit-I for ½h l5mv 
the figure, the mismatches in bias transistors can be represented by an equivalent error 
current (~In) flowing opposite to the signal current (~I) . The circuit will start to fail 
when this error current equals the signal current, thus causing both pull down currents 
to be equal even under a presence of finite SDT resistance. At this point, the circuit gets 
locked into a meta-stable state. The same equations as ( 4. 7, 4.8) is applicable for this 
analysis too, to quantify the maximum tolerable amount of threshold voltage mismatch 
and transconductance mismatch in the NMOS bias transistors. 
Figure 4.6 shows the pull up path along with the PMOS transistor mismatches. 
Similar to the pull down path, the mismatches in the PMOS cross-coupled transistors 
can be represented by an equivalent error current ~IP in the reset switch path. Again, the 
circuit is in precharge phase and the dotted line represents the reset switch connection. 
Ideally, the pull-up paths conduct a nominal current IN while the pull-down paths have 
a current imbalance caused due to resistor difference. When the reset switch is turned 
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Figure 4.4 Simulation results of interface circuit-I for ½h 
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off, due to this imbalance between pull-up and pull-down paths , an initial potential 
difference develops across the output nodes. And this difference will eventually trigger 
the signal regeneration and complete the read cycle. But under the presence of any 
mismatch, the error current might dominate the signal current , causing the circuit to 
latch into either a meta-stable state or even worse a wrong logic state. 
When only threshold voltage mismatch is taken into account, ~IP can be determined 
with equation (4.9) [19] . The two thresholds voltages are denoted as (Vrp+~VrP/2) and 
(Vrp- VrP/2). Equation( 4.10) [19] shows the corresponding tolerable threshold voltage 
mismatch in these two PMOS transistors. Also , if transconductance factor mismatch 








For the case R1 < R2 
Figure 4.5 Mismatch currents in the NMOS bias path 
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Lumping all the error terms together , we get an equivalent error current , t!lln + t!llp , 
flowing through the reset switch. To have the interface circuit function correctly, the t!lI 
term must be greater than the error current , t!lln + t!llp , to have the necessary direction of 
current flow in the reset switch. Hence the designer should be aware of this situation, and 
should carefully budget the signal current , t!lI , to overcome the mismatch currents. For 
some cases, larger nominal operating current , IN, or larger nominal resistor , R N, might 
be needed to enhance t!lI. Larger transistors might be needed as well to reduce the error 
current , t!lln + t!llp , in order to make the circuit function correctly. Simulations similar to 
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Figure 4.6 Mismatch currents in the PMOS cross-coupled path 
interface circuit-I analysis were performed, by simulating the circuit 's mismatch effects 
through DC voltage sources placed in series with respective transistor pair gates. 
4.2.3 Interface Circuit-III 
The mismatch analysis of this interface circuit is very similar to the previous two 
sections , except for the NMOS pull down path. This interface circuit consists of two 
cross-coupled inverters and the pull-up PMOS connections are same as the interface 
circuit II. Hence the mismatch characterizing equations of (4.9 , 4.10 , 4.11 , 4.12) can 
be applied for this case. The NMOS pull down path consists of two cross-coupled 
NMOS transistors and their main function is to introduce a current imbalance during 
the precharge phase. The mismatch analysis of these transistors can be done on similar 
lines of cross-coupled PMOS transistors. Thus, the circuit will fail due to these transis-
tor 's mismatches, if the two pull down currents are equal even under the presence of a 
finite SDT resistor difference. Equation ( 4.13) show the maximum tolerable threshold 
voltage mismatch of pull-down NMOS transistors. And equation ( 4.14) shows a similar 
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relationship for the transconductance mismatch factor. 
,...__, ,,...,_, 
Vr4 - Vr3 = IN-~R 
2IN~RN 
(Vout - Vr - INRN) 
f3N(Vout - INRN - VrN)~R 
(4.13) 
(4.14) 
But apart from the above two mismatch sources, this interface circuit also suffers due 
to the mismatches in shorting transistors M8 and M9 (refer to figure 4. 7). Ideally, the 
shorting transistors provide a low impedance path to ground for the inverter 's saturation 
current. During precharge phase, the nominal current(JN) of this circuit is quite high 
,..,._, l6µA. Therefore shorting transistors were designed to take almost ,..,._, 90% of the 
nominal current (IN) , while the rest 10% flows through the SDT resistors. Since current 
through the SDT resistors is reduced , we could restrict the voltage drop across the 
tunnel junctions below the specified limit. If there is no mismatch between the shorting 
transistors , the only difference in resistance is due to tunnel junctions and the same 
amount of ~I is obtained with or without shorting transistors. Thus the interface circuit 
works well with considerable increase in response speed. But when mismatch is present 
between the shorting transistors, they themselves exhibit a difference in their linear 
region resistance (9ds). Due to this difference , an additional input differential current is 
created apart from that caused by the SDT differential resistors. This mismatch current 
can either aid or degrade the actual input signal; and hence might even lead to functional 
failure . The circuit will start to fail 1 when the two pull down currents are made equal 
even under the presence of a finite differential SDT resistance. This condition can be 
quantified and is shown in equation 4 .1 5 where we use conductances. 
1 
under mismatch. (/ _r,; )(R1 II -) 
9dss 
1 
Ri + 9dss 
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Figure 4. 7 Mismatch effects in the shorting transistors 
Correlating the linear conductance(gds) of shorting transistor to its threshold voltage 
and transconductance factors , we can derive a relationship for the maximum tolerable 
mismatch in these transistors. Equation 4.16 shows the maximum tolerable thresh-
old voltage mismatch and is found to be inversely proportional to the nominal SDT 
resistance. Therefore, if we have a lower nominal resistance or a higher magneto-
resistance( ~RN) we can have a larger error margin for threshold mismatches. Or in 
other words , this interface circuit is less sensitive to threshold voltage mismatches for 
lower nominal SDT resistances. Equation 4.17 shows a similar relationship for transcon-
ductance factor mismatch. It is also inversely proportional to SDT nominal resistance 
and nominal current. Thus such mismatches can be reduced by choosing lower nominal 
SDT resistances or lower nominal currents (IN). 
since in linear region , 9ds ,6(V9s - ½ - Vds) 
also , ,....__, ~RN 9SDT12 ,......, R2 N 
~9SDT12 ,e.~VTN 
~VTN ,....__, 
l ~RN ---,......, /3 . Ri ( 4.16) 
similarly, ~9SDT12 ~ ,6N (Vgs - VTN - Vds) 
~ ,6N 1 ~RN ,......, ---
,6N 
,......, . 2 I N RN 
( 4.17) 
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Thus considering all factors, this interface circuit works well with lower ranges of nominal 
SDT resistances. Care must be taken to reduce the nominal current (IN) or increase the 
W /L ratio of shorting transistors to reduce the mismatch effects in this design. 
4.3 Mismatch Characterization 
All the analysis till now assumed that the designer has a knowledge of the possible 
threshold voltage and transconductance factor mismatches for the various transistor 
sizes used in these designs. But such data was not available for TSMC 0.35µ process 
in the literature and hence separate characterization dies had to be designed for this 
purpose. Layout of the 4 dies used for characterizing the transistor mismatches is shown 
in Appendix-A. 
A simple method of characterizing the mismatch between two identical transistors is 
to use a differential pair. Figure 4.8 shows a simple differential pair with a common source 
terminal and whose gates are separated by a distance 'd ' on the wafer. When equal gate 
voltages (V95 ) are applied , the difference in their drain currents indicates the amount of 
mismatch present. As seen from the die layouts in Appendix-A, these characterization 
dies waste considerable amount of precious silicon. Moreover these designs are pad 
limited; meaning we could accommodate only those many transistors as we can provide 
pads for. Since these dies had 20 pads, we could accommodate only 5 differential pairs. 
Under these constraints, we had to get the maximum possible mismatch data for the 
transistor sizes used in our interface circuits. 
Hence two cases of mismatch characterization were considered for the both PMOS 
and NMOS transistor types: 
• Mismatch as a function of Transistor size: In this case, 5 different transistor 
sizes were realized. The sizes were varied from the minimum size of 0.4µ/0.35µ 
upto 6.4µ/0.35µ , periodically increasing the size by twice each time. The distance 
between the gates was maintained constant , and hence this design will help us find 
the constants At::.Vi and At::./3//3 in equations (4.1 , 4.2). Figure A.I shows a typical 
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Figure 4.8 A simple differential pair used to characterize mismatch 
layout for this case. Note that the distance between the gates is maintained the 
same while the transistor size was varied. 
• Mismatch as a function of gate separation distance: In this case, only the distance 
between the transistor gates is varied while transistor size was kept constant. A 
minimum size of 0.4µ/0 .35µ was used for all the transistors. The distance was 
varied both in the X and Y directions , in order to study the gradient effects along 
both die axes. This case will help us find the SD constants in equations (4.1 , 4.2). 
Figure A.2 shows the typical layout for this case. 
The mismatch results are obtained using HP4145A semiconductor parameter ana-
lyzer and Cascade Alessi REL-4800 analytical probe station. The results obtained and 
conclusions drawn will be explained in detail in the next chapter. 
4.4 Design Considerations and Procedures 
In this section, we will be describing a procedure to design these interface circuits 
for a particular yield specifications, under a given process mismatch data. Since yield 
requirements are specified, the most important design parameter would be the various 
mismatches present in the circuit. And as shown in the previous analysis, transistor 
mismatches plays a significant role in determining the correct functionality of interface 
circuits. Since we do not have the transistor sizes to start with , this procedure would 
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be an iterative process and the specified design steps will be revisited until we meet all 
specifications and functionality. 
Interface circuit-I is considered for this analysis, but similar methods can be derived 
for the other interface circuits too. A mathematical treatment is given along with this 
procedure , and also MAT LAB™ implementation is done for automating the same. 
The first step in the design procedure will be to fix the DC operating conditions 
,--.c _.., interface circuit . It is assumed that the nominal SDT resistance and magneto-
-------- resistance values have been provided. The DC operating conditions are usually fixed by 
the maximum voltage that can be sustained across SDT resistors and by the number of 
SDT resistors connected in series for signal enhancement. Hence for a given 'k' number 
of SDT resistors in series , and a maximum bias voltage of½ across a single SDT resistor , 
equation 4.18 gives the maximum current allowable through the circuit . 
½ I N = k x ----- ;where R N is Nominal SDT resistance 
2RN + 6.RN ( 4.18) 
The nominal operating current has to be less than this value under all conditions 
and process corners. After the DC operating current is selected, the SDT resistance 
mismatch should be taken into account . When there is mismatch in the resistor pair , 
the effective change in resistance will be degraded and the generated input signal ( 6.J) 
will be reduced. Considering worst case variations in the differential SDT resistance , 
equation 4.19 gives us the minimum signal produced. 
81 2126.R 
I 6.lsignalmin I = 1 aR. 6.R I= ½+IR-½ (4.19) 
Now in order to satisfy the yield requirements , this minimum signal should be 'm' 
sigmas greater than the error current present in the circuit. Hence knowing the minimum 
signal produced in the circuit , gives us the maximum error current allowable. Figure 4.9 
shows this condition assuming a normal probability distribution for the error current. 
Given this condition, we can split the error current among the NMOS and PMOS 
transistors , in order to calculate their corresponding variances. Equations 4.20 and 4.21 
show the respective error current variances , where msplit refers to the distribution of 




Figure 4. 9 Required relation between the mmunum signal current pro-
duced and maximum error current present 
current equations for individual transistors , we can then solve for the optimum transistor 
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The following steps will give a more detailed mathematical proof of the solution. 
The total signal current obtained in the interface circuit would be a function of many 
parameters which can be grouped as 
Total Signal current , 6.1 N 
where, Actual signal current , 6.1 
Error current from NM OS path, 6.1 n 





Under nominal operating conditions, I N MOS 
where, INMOS 
IPMOS 
Now 1 = /3n (Vib - - IR - Vtt )2 , 2 zas n 
lPMOS 
J = /3n ( Vib · - JR - ¼t ) 2 
2 zas n 
I= i;(Vbias - IR- V,p) 2 (4 .25) 
81 /3n 81 21 81 - = 2 x -(½· - IR-½ )(-J - R-) = -----(-! - R-) 8 R 2 ias . n 8 R Ybias - 1 R - ½n 8 R 
81 [l + 2JR ] = -212 [ ] Ybias = ½ 8R ½-IR-½n ½-IR-½n 
81 -212 
[½ias = ½] ( 4.27) 
8R ½+lR-½n 
. . . 1 R 81 -2IR Sens1t1v1ty, 5 R = I 8R = ½ + IR _ ½n [½ias = ½] ( 4.28) 
Similarly deriving. the other sensitivities from the above equations 1 we get 
51 Ytn 8J -2IR (4.29) --Vin I 8½ ½+IR-½n 
51 /3n 81 ½-IR-½n (4.30) --f3n I 8(3 ½+IR-½n 
51 ½p 81 -2IR (4 .31) --Vtp Io½ ½+ IR-½p 
51 f3 DI , p = 1 ( 4.32) /3p I 8(3 
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Figure 4.10 The various prominent noise current sources in interface cir-
cuit-I 
Assuming nominal values of 13.R = 25KD and Csvr = 50f F , the fastest RC switch-
ing time of the SDT bit would be = 25J<D x 50f F = 800/vlhz. Assuming the noise 
bandwidth to be equal to this frequency, we have 13.f = 800 Mhz. Also flicker (or) "1/f' 
noise is neglected for both NMOS and PMOS transistors in the above calculations, due 
to the following reasons: 
• NMOS: Due to source degeneration by SDT resistors, 9m of these transistors and 
thus g~v~(I/f) noise factor will be reduced. Hence we can neglect its (1/f) contri-
bution. 
• PMOS: Due to current mirror configuration, we usually use bigger gate lengths 
and hence will have negligible (1/f) noise. 
In order for the interface circuit to function properly, we should always have a positive 
signal current value and should satisfy certain conditions to meet the yield requirements. 
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For a given yield, the following condition has to hold true. 
Now, 
f::lfsignal > m X O" error,b..J 
Now, 
















O"NMOS + O"PMOS 
J2 J2 
K l 2 O"NMOS 
2 
(J" NJ//s (l + K') 
... contd ... 
(4 .36) 
( 4.37) 
... contd ... S I 5I ( A f::l /3 ) {;wise ( ) 2 Vt . /3 • (J" b..Vt . (J" b,_ 6.: . p Ll.Vt , /3 + 4.38 
And, signal current, 
81 212 f::lR 
I f::lfsignal l=I fJR · f::lR I= ½+JR_ ½ (4 .39) 
Substituting equations 4.37, 4.38 and 4.39 in equation 4.36 , and solving them should 
give us an optimum operating condition for the interface circuit , satisfying the yield 
requirements for given mismatch parameters. 
Appendix-B gives the MAT LABTAJ code which implements the above described de-
sign procedure for interface circuit-I. This program solves the above equations 4.37,4.38 
and 4.36, given the mismatch constants and noise parameters. The number of SDTs 
connected in series, for enhancing the produced signal , is passed on as a parameter to 
this program. It then predicts the expected yield for the interface circuit , given all these 
conditions. And for each predicted yield result , this program: 
- Provides the appropriate NMOS/PMOS transistor sizes. 
- Computes the optimum operating conditions (i.e) ½ias , !bias, I N ominal · 
- Gives a choice to trade-off Output swing with transistor parameters. 
Since the # of SDTs used is parameterized, we can change the number of SDTs in 
series at anytime to enhance the yield and to affect the resultant transistor parameters. 
61 
Figures 4.11 and 4.12 show sample result graphs from this matlab routine. Figure 
4.11 shows results computed for the case where # of SDTs connected in series is one. 
As seen from the graph, the PMOS transistor parameters are traded off with respect 
to Output swing. While the NMOS transistor parameters are traded off with ½ias 
operating condition. The user can then choose the appropriate operating conditions and 
their corresponding transistor parameters. Figure 4.12 shows similar results , but for an 
larger number of SDTs connected in series. 
The computed yield values is also shown in the graphs. As expected, the predicted 
yield increases by significant amount , when the # of SDTs connected in series is in-
creased. The predicted yield is only a SOFT yield, which does not take into account 
wafer or die defects from processing steps. Hence the yield obtained from real fabricated 
circuits might be lesser than the predicted value. 
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X 10-5 Yield = 89.04 % 
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Figure 4.11 Computed yield and transistor parameters for interface circuit-I 
with # of SDTs = 1 Student Version of MATLAB 
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Yield = 99.997 % 
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Figure 4.12 Computed yield and transistor parameters for interface circuit-I 
with # of SDTs = 3 Student Version of MATLAB 
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5 EXPERIMENTAL RESULTS 
In this section, two sets of measurement results will be presented. One set being the 
results of characterizing mismatches in the process used. While the other set will show 
the testing of various interface circuits designed. 
5.1 Mismatch Measurement Results 
Four dies were fabricated to measure the various mismatches present in both NMOS 
and PMOS transistors. Two dies were meant to characterize mismatches between iden-
tical transistors with variation in transistor sizes, while the other two dies were designed 
to measure the mismatches with variation in gate distance between identical transistors. 
HP4145B semiconductor parameter analyzer was used for all these tests. 
The basic mismatch parameters of interest are the mismatch constants { A Vi, A/3, 
Ay , Svt) S13, S , } described in the equations ( 4.4) and ( 4.5) of chapter 4. In order to 
measure these constants , variances of the respective transistor parameter 's { Vth, {3,,} 
mismatch has to be measured across the complete wafer. Moreover since differential 
pairs were designed for characterization : we also measured the offset voltage present in 
the differential pair. 
The following would elaborate t he measurement methods: 
• Two sweep curves were measured on each transistor being characterized - Id-vs-V9 8 
and Id-vs-Vsb· And Transistor parameters {½h & /3} were measured as intercept 
and slope of JT"d-vs-V9 8 sweep curves . 
• Transistor parameter , \Vas measured h~, finding the difference in the intercepts 
of JT"d-vs-V98 curves for various nllues of V<;b · This was accomplished by sweeping 
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the substrate potential through a SMU connector of HP4145B. 
• Differential offset was measured by keeping both transistors of a pair in saturation 
and sweeping the gate voltages together while measuring the differences in their 
drain currents. The various voltages set for this test were : Vis = 3.0v , V9s = 2.99 
---+ 3.01 v, Vsb = 0v, from which the offset was measured as shown below [22] 
Vof fset (5.1) 
• For each pair of transistors , 8 dies ( choosen around the wafer center to minimize 
large variations in transistor parameters) were tested across the wafer and thereby 
mean/variances were calculated from this set of 8 measured data. 
Figure 5.1 shows the offset measurements for NMOS transistors. As seen from the 
graphs , offset voltage was measured as a function of variation in both transistor gate 
distance~ and transistor sizes. The top graph shows the measurements with variation in 
transistor gate distances and bottom graph shows the same for variation in transistor 's 
size represented as 1//WI (where 'W ' is the Width and 'L' the length of each measured 
transistor). Note that along with variance curve, the mean was also plotted for reference. 
Moreover , the circles in each graph represent the actual measured points from which a 
best line was computed and plotted . The offset voltage does seem to have the same 
characteristics as described by equations ( 4.4) and ( 4.5). The average offset voltage, 
which was computed as an average of all the measured mean values , is also shown 
in the graphs. This average value gives an estimate of the offset voltage that can be 
expected from differential pairs realized in TSMC 0.35µ process. A similar data for 
PMOS transistors is shown in fig 5.2. 
Figure 5.3 shows the measured mean/variances of NMOS parameter mismatches. 
The left column of 3 graphs show the parameter variance/mean with respect to change 
in transistor size. While the right column show the parameter variance/mean with 
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Figure 5.1 Offset mismatch measurementsstw;,MMO~-rt.riLnsistors 
respect to change in transistor gate separation. The NMOS mismatch constants are 
derived from these graphs, whereby they are approximated to the slope of the best fit 
line through these measured data. Figure 5.4 shows similar results for PMOS parameter 
mismatches. Table 5.1 tabulates the various mismatch constants calculated from these 
measurements. 
A couple of precautionary measures to be taken before making mismatch measure-
ments: 
• Make sure the drain current (Id) direction is the same when making measurements 
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Figure 5.2 Offset mismatch measurements ~nEMO&At-r.ansistors 
• When making measurements of one transistor , make sure the other transistor in 
the pair is completely turned off - in order to prevent any leakage current. Connect 
all the nodes of the unused transistor to most negative supply voltage. 
• Turn off any light source directly falling on the measured die. This is to make sure 
we do not inject any unwanted charges in the substrate. 
• Use ferrite beads wherever necessary on the connectors to HP4145B SMUs, in order 
to prevent high-frequency noise being coupled onto drain current measurements. 
• Use large integration times in HP4145B measurements to get a better averaged 
value of drain currents. 
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Table 5.1 Matching data for NM OS and PM OS transistors in a TSMC 
0.35µ n-Well process 
parameter nmos s.d. pmos s.d unit 
AVt 3.99 16.71 mV µm 
AJ3 3.45 1.55 %µm 
A, 4.34 X 10-3 13.45 X 10-3 vo,5µm 
SVt 0.003 0.0177 µV/µm 
S13 3.804 2.687 10-5 / µm 
S, 0.0078 0.0017 10-6vo.5 I µm 
The above measurements of mismatch assumed a basic model (BSIM level-3 models) 
of transistor behavior and hence might not be the most accurate estimate of the process 
mismatches. In order to get a better evaluation, we have to use higher order non-linear 
curve-fitting methods to calculate the variance of each parameter that we are interested 
of. Due to lack of time , this methodology could not implemented. But those interested 
can refer [22) for further detailed explanations of this methodology. 
5.2 Interface Circuits Measurement Results 
The interface circuits could not be tested due to some unforeseen circumstances and 
hence experimental data is unavailable at this time for these circuits. Hybrid magnetic 
structures could not be made available by the sponsor, but attempts were made to re-
alize traditional spiral-shaped tunnel junctions in place of the hybrid junctions. But 
unfortunately, due to some layout/mask errors in the tunnel junction lithography, con-
nections to the underlying interface circuit was not realized. Hence even though the 
tunnel junctions were deposited , they were never connected to the underlying CMOS 
circuitry. These circuits are being re-fabricated with new deposition of tunnel junctions 
and hence future testing might reveal these circuit 's performances. 
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Figure 5.3 NMOS transistor parameter mismatch measurements 
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Figure 5.4 PMOS transistor parameter mismatch measurements 




Monolithic memory cell structures with integrated SDT devices as non-volatile stor-
age have been proposed. The structural and behavioral characteristics of the pro-
posed interface circuits have been described and analyzed. The effects of process varia-
tions/mismatches on the circuit have been discussed. Also a methodology for designing 
these circuits for a given yield and a given process mismatch data has been proposed, 
along with automated matlab programs to aid in design process. Test circuits for these 
structures have been designed and fabricated in TSMC 0.35µ CMOS process with inte-
grated SDT thin film technology. Also circuits to characterize the process mismatch were 
fabricated for both NMOS and PMOS transistors. Furthermore, wafer level tests have 
been conducted to characterize and tabulate the various process's mismatch factors. 
6.2 Proposed Future Works 
The interface circuits with both traditional tunnel junctions and Hybrid tunnel junc-
tions is not yet available for evaluation. As soon as they become available, the first task 
will be to test and characterize the functionality of the proposed interface circuits. 
A couple of design variations will be presented now, which can be further investigated 
and designed in the future. 
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6.2.1 Interface Circuit-III Variation 
Mismatch analysis of this interface circuit showed a flaw in its design, wherein the 
shorting transistors were limiting the produced signal. And also this circuit was more 
susceptible to the mismatch in shorting transistors, more than to the mismatch variations 
of SDT resistors. But these problems can be easily fixed by a small change in the circuit 
topology, as shown in the figure 6.1. The bias voltage for the shorting transistors has been 
separated and hence by individually controlling each shorting transistor 's bias voltage, 
we can actually override the mismatch present between those transistors. Moreover we 
can even enhance the produced SDT signal by properly choosing the bias voltages and 
thus also improve the circuit 's response speed. This argument holds true even under the 
worst-case variations of SDT resistance. Nonetheless , the best advantage is that we can 
simply eliminate the mismatch present between the two shorting transistors. 
6.2.2 Shadow D-FlipFlop 
All the three designed latch structures can be used as a shadow memory along with 
a regular CMOS D-Latch. The non-volatile latch can be continuously written: whenever 
the output of the DFF changes. So this way, when the power is lost - the last written 
state in the DFF is retained in the non-volatile latch. And also , when the power is 
regained - the DFF can be restored to its last written state using the non-volatile latch 
data. Hence the data is never lost at any time. The functional block diagram of this 
scheme is shown in figure 6.2 
6.2.3 8-bit Non-Volatile D-latch 
The above mentioned Shadow D-Flipflop can also be used to construct a 8-bit Non-
volatile latch/register. This design is similar to the commercial products - FM573 and 
FM574 - marketed by Ramtron International Corporation, based in Colorado springs, 
USA. Ramtron products are based upon on ferroelectric rams [23], which have limited 
number of write cycles and supposedly have large access times. By using our latch 




M3 T M4 Shorting Reset Transistors 
j 
M8 M9 ~~s2 






Figure 6.1 Method to enhance the performance of interface circuit-III 
limitations - since these magnetic bits have unlimited write endurance and produce 
large input signals, thus speeding up the access times. Such a design has potentially 
many applications like in control relays and valves with automatic setting on power-
up without processor intervention. Interface to soft/momentary front panel switches 
& indicator lamps, in Initializing state of I/ 0 card signals and further more. These 
applications are possible because of this scheme 's advantages - wherein it allows non-
volatile storage of data and system settings without the system overhead or extra pins 
of a serial memory. The power-on-reset modules in the circuit are meant to detect power 
up/ down sequences and to bring th(' chip into the last stored state. 
So far, only simple test circuits were implemented . In the future , larger systems with 
















Figure 6.2 Non-volatile latch used as a shadow memory 
of these designs in different digital systems. 
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APPENDIX A DIE LAYOUTS 
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Figure A.1 Typical layout for mismatch characterization with transistor 
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Figure A.2 Typical Layout for mismatch characterization with transistor 
gate distance variation 
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Figure A.6 Layout of interface circuit-III 
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Figure A.7 Die layout for mismatch characterizations 
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Figure A.8 Die layout for the interface circuits 
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APPENDIX B MATLAB PROGRAM CODE 
B .1 Matlab Programming 
Following is the matlab code for finding an optimum solution for the interface circuit-
! , to match a given yield under a given process mismatch data. 
%**************************************************************** 




format short E; 
fl = fopen( 'latchLresults ','w'); 
vdd = 3.3 ; 
% Output file to store the calculated optimum results 
Lov = 0.05e-6; % Overlap length - obtained from the MOSIS model file 
KT= 1.38e-23 * 290; 
BW = 800e6; 
% boltzman constant * temperature 
% 800 MHz bandwidth for noise calculations 
% number of sigmas for yield calculations 
% Max. number of iterations to find optimum solution 
% Initial split-up of the mismatch current between NMOS & PMOS 
m = 7.0; 
iterMAX = 100; 
msplit = 0.9; 
NoOfSDTs = 3; 
RN= 25e3 ; 
kmin = 15e-2; 
knom = 15e-2; 
kmax = 25e-2; 
% No of tunnel junctions in series 
% Nominal resistance of tunnel junctions 
% Minimum SDT magnetoresistance 
% Nominal S DT magnetoresistance 
% Maximum SDT magnetoresistance 
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Avtn = 3.99e-3 * le-6; % Transistor size related Mismatch constant for ½h - NMOS 
Avtp = 16.712e-3 * le-6 ; % Transistor size related Mismatch constant for ½h - PMOS 
Abetan = 3.45e-2 * le-6; % Transistor size related Mismatch constant for {3 - NMOS 
Abetap = l.55e-2 * le-6; % Transistor size related Mismatch constant for f3 - PMOS 
Agamman = 4.34e-2 * le-6; % Transistor size related Mismatch constant for 1 - NMOS 
Agammap = 13.45e-2 * le-6 ; % Transistor size related Mismatch constant for 1 -
PMOS 
Athetan = lOe-2 * le-6 ; 
Athetap = 5e-2 * le-6 ; 
rholn = -0.35 ; 
rholp = 0.25 ; 
rho2n = 0.5; 
rho2p = 0.2 ; 
rho3n = -0.5 ; 
rho3p = -0.5 ; 
rho4n = 0.971 ; 
rho4p = 0.978; 
phi= 0.7; 
vtn0 = 0.536 ; 
vtp0 = 0.735 ; 
gamman = 0.5; 
gammap = 0.5 ; 
k_n = 1 00e-6 ; 
k_p = 44e-6 ; 
mu_n = 0.05 ; 
mu_p = 0.02 ; 
tox = 7. 7e-9; 
Cox= 3.9 * 8.854e-12/tox ; 
dRmin = kmin * RN; 
% Transistor size related Mismatch constant for 0 - NM OS 
% Transistor size related Mismatch constant for 0 - P :tvI OS 
% correlation between V t
11 
and f3n 
% correlation between V t p and f3n 
% correlation between Vt n and i n 
% correlation between V t p and I P 
% correlation between f3n and i n 
% correlation between /3p and i p 
% correlation between /3n and 0n 
% correlation between /3p and 0P 
% substrate potential 
% Nominal threshold voltage of NMOS 
% Nominal threshold voltage of PMOS 
% NMOS substrate threshold factor 
% PMOS substrate threshold factor 
% (µn X C0 x)/2 
% µp X Cox)/2 
% mobility factor for NMOS 
% mobility factor for PMOS 
% Gate oxide thickness 
% Unit gate capacitance 
%Minimum value of magnetoresistance 
dRnom = knom * RN ; 
dRmax = kmax * RN; 
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%Nominal value of magnetoresistance 
%Maximum value of magnetoresistance 
%**************************************************************** 
% step 1 : calculate the maximum bias current , INmax 
%**************************************************************** 
INmax = NoOfSDTs * 150e-3/(2*RN*(l + kmax/2)) ; 
IN= INmax 
%**************************************************************** 
% step 2 : calculate the signal current , DeltaIN & YIELD calculations 
%**************************************************************** 
for msplit = 0.1 :0.1:0.9 
m = 7.0 ; 
iter = 0; 
vtn = vtn0 + gamman*(sqrt(phi + IN*RN) - sqrt(phi)) ; 
startl = IN*RN + vtn + 0.2 ; % min bias voltage required for 200mv of vdsat 
stopl = 3; 
stopl = 3; 
nflagl = 0; 
nflag2 = 0; 
breakflagl = 0; 
nmostrueflag = 0; 
cntl = 0; 
endflagl = 0; 
vtp = vtp0 ; 
start2 = vdd/2 - 0.5 ; 
stop2 = vdd/2 + 0.5 ; 
stop2 = stop2 ; 
pflagl = 0; 
pflag2 = 0; 
breakflag2 = 0; 
pmostrueflag = 0; 
cnt2 = 0; 
endflag2 = 0; 
while (iter iterMAX) 
for i = 1:1:500 
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vbias(i) = startl + (stopl - startl)*i/500; 
terml = gamman /sqrt(phi+IN*RN) ; 
dIN(i) = (2*IN*IN*(l+terml)*dRnom)/(vbias(i) + IN*RN - vtn + 
2*IN*RN*terml); 
dINmin(i) = (2*IN*IN*(l+terml)*dRmin)/(vbias(i) + 2*IN*RN - vtn + 
2*IN*RN*terml); 
S_Lvtn = -2*vtn/(vbias(i) + IN*RN - vtn + 2*IN*RN*terml) ; 
S_Lbetan = (vbias(i) - IN*RN - vtn)/(vbias(i) + IN*RN - vtn + 2*IN*RN*terml) ; 
S_Lgamman = -2*(vtn - vtn0)/(vbias(i) + IN*RN - vtn + 2*IN*RN*tennl); 
sigmasq_vtn = ( (S_Lvtn * Avtn)2) / ( vtn2); 
sigmasq_betan = (S_Lbetan * Abetan)2; 
sigmasq _gamman = ( S_Lgamman * Agamman) 2; 
corr_vtn_betan = 2 * S_Lvtn * S_Lbetan * Avtn * Abetan * rholn/vtn; 
corr_vtn_gamman = 2 * S_Lvtn * S_Lgamman * Avtn * Abetan * rho2n/vtn ; 
corr_betan_gamman = 2 * S_Lbetan * S_Lgamman * Abetan * Agamman * rho3n ; 
isq_noise_sdt = 2*(4*KT*(l/RN)*BW) ; % two SDT resistors 
gmx = 2*IN/(vbias(i) - IN*RN - vtn) ; 
isq_noise_nmos = 2*(4*KT*gmx*BW) ; 
isq_noise(i) = isq_noise_sdt + isq_noise_nmos; 
sigmasq_errordIN(i) = msplit * ((dINmin(i)/m)2 - isq_noise_sdt) ; 
num(i) = sigmasq_vtn + sigmasq_betan + sigmasq_gamman + corr_vtn_betan + 
corr_vtn_gamman + corr_betan_gamman; 
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WLn(i) = IN*IN*(num(i))/(sigmasq_errordIN(i) - isq_noise_nmos) ; 
den(i) = sigmasq_errordIN(i) - isq_noise__sdt - isq_noise_nmos; 
W_Ln(i) = IN/(k_n * (vbias(i) - IN*RN - vtn)2) ; 
Ln(i) = sqrt(WLn(i) /W _Ln(i) ); 
Wn(i) = WLn(i)/Ln(i) ; 
end 
if (nflagl == 0) 
sti = 1; endi = 500; 
for i=2:l:500 
if (den(i) 2:: O) ; nflagl = 1; end 
if ((den(i-1) ::; 0) (den(i) 2:: O)) ; sti = i; nflagl = l ; end 
if ((den(i-1) 2:: 0) (den(i) ::; O)) ; endi = i-1 ; nflagl = 1; end 
end 
if ( (nflagl == 0) - ( endi == sti)) 
m=m-0.2; nflagl = O; nflag2 = O; pflagl = O; pflag2 = O; cntl = O; cnt2 = O; 
if (m::; 0.2) ; breakflagl = 1; nflagl = O; end 
elseif ( endi 2:: sti) 
st artl = vbias(sti) ; stopl = vbias(endi); cntl = cntl + 1; 
if ( cntl ::; 2) ; nflagl = O; end 
if (cntl == 2) ; cntl = O; end; 
end 
end 
if (breakflagl == 1) ; break; end 
if ( ( nflagl == 1) ( endi 2:: sti)) 
sti2 = sti ; endi2 = endi; 
for i=sti: 1:endi-1 
A A 
if ( (Ln(i) lOe-6) (Ln(i) 0.35e-6) (nflag2 == 0)) 
if (Wn(i) 2:: 0.4e-6) ; sti2 = i; nflag2 = 1; end 
end 
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if ((Ln(i) lOe-6) (Ln(i+l) :S lOe-6) (nflag2 == 0)) 
if (Wn(i) 0.4e-6) ; sti2 = i+l ; nflag2 = l; end 
end 
if ((Ln(i) :S lOe-6) (Ln(i+l) lOe-6) (nflag2 == 1)) 
if (Wn(i) 0.4e-6); endi2 = i; end 
end 
end 
if ( (nflag2 == 0) - ( endi2 == sti2)) 
m=m-0.2 ; 
sprintf('%s %d ',' in NMOS loopl with endflagl = ',endflagl) ; 
nflagl = 0; nflag2 = 0; pflagl = 0; pflag2 = 0; cntl = 0; cnt2 = 0; 
if (m :S 0.2); breakflagl = l ; end 
elseif ( nflag2 == 1) 
startl = vbias(sti2) ; stopl = vbias(endi2); cntl = cntl + 1; m; 
cntl; 
endflagl ; 
if ( cntl :S 2) ; nflag2 = 0; end 
if ( cntl == 2); nmostrueflag = 1; endflagl = 1; cntl = 0; nflagl = 0; nflag2 = 0; 
sprintf('%s %d ','satisfied NMOS with endflagl = ',endflagl) ; 
else nmostrueflag = 0; endflagl = 0: end 
end 
end 
if (breakflagl == 1) ; break; end 
%**************************************************************** 
% step 4: PMOS parameters 
%**************************************************************** 
for i = 1:1:500 
vout(i) = start2 + (stop2 - start2)* i/ 500; 
S_Lvtp = -2*vtp/(vdd - vout(i ) - vtp); 
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S_Lbetap = l; 
sigmasq_vtp = ((S_Lvtp * Avtp)2)/(vtp2) ; 
sigmasq_betap = (S_Lbetap * Abetap )2 ; 
corr_vtp_betap = 2 * S_I_vtp * S_Lbetap * Avtp * Abetap * rholp/vtp ; 
gmx = 2*IN/(vdd - vout(i) - vtp) ; 
isq_noise_pmos = 2* ( 4 *KT*gmx*BW) ; 
isq_noise_sdt = 2*(4*KT*(l/RN)*BW) ; % two SDT resistors 
sigmasq _errordIP ( i) = ( 1-mspli t) * ( ( dIN min ( i) / m) 2 - isq _noise_sd t) ; 
WLp(i) = IN*IN*(sigmasq_vtp + sigmasq_betap + 
corr_vtp_betap) / (sigmasq_errordIP(i) - isq_noise_pmos) ; 
denp(i) = sigmasq_errordIP(i) - isq_noise_pmos; 
W_Lp(i) = IN/(k_p * (vdd - vout(i) - vtp)2) ; 
Lp(i) = sqrt(WLp(i)/W_Lp(i)) ; 
Wp(i) = WLp(i)/Lp(i) ; 
cgsl = 2/3 * Wp(i) * Lp(i) * Cox; 
cgdl = Wp(i) * Lov * Cox; 
cd3 = Wn(i) * Lov * Cox; 
delay(i) = 2*((2*cgsl + cgdl + cd3) / gmx + (cd3 + cgdl)/IN); 
vds_drop(i) = vdd - vout(i) - IN*RN ; 
end 
iter = iter + l; 
if (pflagl == 0) 
endflag2 = 0; 
sti = l; endi = 500; 
for i=2:l:500 
if (denp(i) O); pflagl = l ; end 
if ((denp(i-1) :::; 0) (denp(i) 2: O)) ; sti = i; pflagl = 1; end 
if ((denp(i-1) 0) (denp(i) :SO)) ; endi = i-1 ; pflagl = l; end 
end 
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if ((pflagl == 0) - (endi==sti)) 
m=m-0.2; nflagl = 0; nflag2 = 0; pflagl=0; pflag2 = 0; cntl = 0; cnt2 = 0; 
if (m s 0.2); breakflag2 = l; end 
elseif ( endi sti) 
start2 = vout(sti); stop2 = vout(endi) ; cnt2 = cnt2 + l; 
if (cnt2 S 2); pflagl = 0; end 
if (cnt2 == 2); cnt2 = 0; end; 
end 
end 
if (breakflag2 == 1); break; end 
if ((pflagl == 1) (endi sti)) 
sti2 = sti ; endi2 = endi; 
for i=sti:l:endi-1 
A A 
if ((Lp(i) S lOe-6) (Lp(i) 0.35e-6) (pflag2 == 0)) 
if (Wp(i) 0.4e-6); sti2 = i; pflag2 = l ; end 
end 
A A 
if ((Lp(i) lOe-6) (Lp(i+l) s lOe-6) (pflag2 == 0)) 
if (Wp(i) 0.4e-6) ; sti2 = i+l ; pflag2 = l ; end 
end 
A A 
if ((Lp(i) s lOe-6) (Lp(i+l) lOe-6) (pflag2 == 1)) 
if (Wp(i) 0.4e-6) ; endi2 = i; end 
end 
end 
if ( (pflag2 == 0) - ( endi2 == sti2)) 
m=m-0.2 ; 
sprintf( '%s %d','in pmos loop with endflag2 = ',endflag2); 
nflagl = 0; nflag2 = 0; pflag2 = 0; pflagl = 0; cntl = 0; cnt2 = 0; 
if (m s 0.2) ; breakflag2 = l; end 
elseif (pflag2 == 1) 
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start2 = vout(sti2); stop2 = vout(endi2); cnt2 = cnt2 + l;m; 
cnt2; 
endflag2; 
if ( cnt2 :s; 2); pflag2 = O; end 
if (cnt2 == 2); pmostrueflag = l; endflag2 = l; cnt2 = O; pflagl = O; pflag2 = O; 
sprintf('%s %d','satisfied PMOS with endflag2 =',endflag2); 
else pmostrueflag = O; endflag2 = O; end 
end 
end 
if (breakflag2 == 1); break; end 
if( ( endflagl == 1) ( endflag2 == 1)) ; break; end 
end 
yield= 100*(erf(m/sqrt(2))) ; 
end 
%**************************************************************** 
% step 5: results display 
%**************************************************************** 
fclose( fl) ; 
figure 
plot( vbias ,den); 
xlabel('vbias'); 
ylabel('difference between noise factors and error current'); 
grid on; 
figure; 
ax= plotyy(vbias,WLn,vbias,W _Ln) ; 
xlabel('vbias'); 




axis tight ; 





h2= plot(vbias,Ln,'b ' ); 
grid on; 
axis tight ; 
legend([hl h2) ,'Width ' ,'Length '); 
xlabel( 'vbias') ; 
ylabel('NMOS transistor parameters '); 
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sl= sprintf('%s %d %s %d %s %d ','msplit= ',msplit / m= ',m ,'yield= \yield) ; 
title(sl) ; 
figure 
hl= plot(vout ,Wp,'r '): 
hold on 
h2= plot(vout ,Lp,'b '); 
grid on; 
axis tight ; 
legend([hl h2), 'Width ','Length ') ; 
xlabel( 'vout '); 
ylabel('PMOS transistor parameters '); 
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